SICOSYS: An integrated framework for studying interconnection network performance in multiprocessor systems

被引：45

作者：

Puente, V ^{[1
]}

Gregorio, JA ^{[1
]}

Beivide, R ^{[1
]}

机构：

[1] Univ Cantabria, Comp Architecture Grp, Cantabria, Spain

来源：

10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS | 2002年

关键词：

D O I：

10.1109/EMPDP.2002.994207

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An environment has been developed which is capable of determining the impact that a multiprocessor interconnection subsystem causes on real application execution time, A general-purpose interconnection network simulator, called SICOSYS, able to capture essential aspects of the low-level implementation, has been integrated into two execution driven simulators for multiprocessors: RSIM and SimOS. The enhancement of both tools allows the analysis of new proposals for the interconnection subsystem of a cc-NUAM machine, from the VLSI level up to the real application level. Any new proposal can be translated to a specific message router architecture and by using a low-level implementation tool, the parameter delays of a detailed router model to he used by SICOSYS can he obtained.

引用

页码：15 / 22

页数：8

共 50 条

[21] PROCESSOR-MEMORY INTERCONNECTION ISSUES FOR MULTIPROCESSOR SYSTEMS
CHAN, H
STOURAITIS, T
TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 12 - 16
[22] Performance evaluation of SNAIL: A multiprocessor based on the simple serial synchronized multistage interconnection network architecture
Yamamoto, J
Fujiwara, T
Komeda, T
Kamei, T
Hanawa, T
Amano, H
PARALLEL COMPUTING, 1999, 25 (09) : 1081 - 1103
[23] A novel fault tolerance measure of interconnection multiprocessor systems
He, Li
Yang, Xiaofan
Yang, Erjie
Zhu, Qingyi
Journal of Information and Computational Science, 2012, 9 (09): : 2619 - 2626
[24] Comparative performance of overlapping connectivity multiprocessor interconnection networks
Wilkinson, B., 1600, (34):
[25] MULTIPROCESSOR INTERCONNECTION NETWORK USING PAIRWISE BALANCED COMBINATORIAL DESIGNS
BERKOVICH, SY
INFORMATION PROCESSING LETTERS, 1994, 50 (04) : 217 - 222
[26] Shortcut interconnection: New Multistage Interconnection Network for the locality of reference in shared memory multiprocessor system
Choi, CH
Kim, SC
SECOND AIZU INTERNATIONAL SYMPOSIUM ON PARALLEL ALGORITHMS/ARCHITECTURE SYNTHESIS, PROCEEDINGS, 1997, : 216 - 224
[27] A Framework for Development the Open Systems Interconnection of Integrated Intelligent Knowledge for Management of Networks
Shi, Yuqing
Zhu, Yuelong
INFORMATION TECHNOLOGY APPLICATIONS IN INDUSTRY II, PTS 1-4, 2013, 411-414 : 795 - 798
[28] OVERLAPPING CONNECTIVITY INTERCONNECTION NETWORKS FOR SHARED MEMORY MULTIPROCESSOR SYSTEMS
WILKINSON, B
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1992, 15 (01) : 49 - 61
[29] Multistage interconnection networks in multiprocessor systems. A simulation study
Lopez De Buen, Victor
Questiio, 1987, 11 (03): : 73 - 86
[30] Studying status: An integrated framework
Jasso, G
AMERICAN SOCIOLOGICAL REVIEW, 2001, 66 (01) : 96 - 124

← 1 2 3 4 5 →