Conversion circuit handles binary or BCD

被引：0
|
作者：
Srinivasan, R. [1 ]
Ramesh, R. [1 ]
Murthi, D. K. [1 ]
机构：
[1] Natl Aeronaut Lab, Bangalore 560017, Karnataka, India
来源：
EDN | 2012年 / 57卷 / 05期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：47 / 47
页数：1
相关论文
共 50 条
  • [41] A High Performance Unified BCD and Binary Adder/Subtractor
    Singh, Anshul
    Gupta, Aman
    Veeramachaneni, Sreehari
    Srinivas, M. B.
    2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 211 - +
  • [42] Easily convert decimal numbers to their binary and BCD formats
    Vinarub, Edmond
    Electronic Design, 2008, 56 (20)
  • [43] FAST BCD-BINARY ADDER-SUBTRACTOR
    AGRAWAL, DP
    ELECTRONICS LETTERS, 1974, 10 (08) : 121 - 122
  • [44] Convert binary data to BCD in just 92 μsec
    Rubow, K
    EDN, 1998, 43 (11) : 101 - 101
  • [45] A HIGH PERFORMANCE BINARY TO BCD CONVERTER FOR DECIMAL MULTIPLICATION
    Bhattacharya, Jairaj
    Gupta, Aman
    Singh, Anshul
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 315 - 318
  • [46] SIMPLE BINARY-TO-BCD CONVERTER CAN BE EXPANDED
    SESHADIRI, KSV
    ELECTRONIC ENGINEERING, 1976, 48 (579): : 17 - 17
  • [47] BCD-TO-BINARY CONVERTER HAS MORE BITS
    BOUWKNEGT, K
    ELECTRONIC ENGINEERING, 1979, 51 (617): : 27 - 27
  • [48] Fast & Energy Efficient Binary to BCD Converter with Complement Based Logic Design (CBLD) for BCD Multipliers
    Joshi, Ashish
    Rangisetti, Srirathan
    Lohray, Priyanka
    Nikoubin, Tooraj
    2019 IEEE 9TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2019, : 426 - 434
  • [49] PROGRAMMABLE AMPLIFIER FOR BINARY/BCD-MODE OPERATION.
    Mauro, Robert
    Computer Design, 1975, 14 (02):
  • [50] All-Optical Binary Coded Decimal (BCD) Adder
    Gayen, Dilip Kumar
    Bhattacharyya, Arunava
    Pal, Rajat Kumar
    Roy, Jitendra Nath
    2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 292 - +
12345