Improved Sub-threshold Slope in RF Vertical MOSFETS using a Frame Gate Architecture

被引：2

作者：

Hakim, M. M. A. ^{[1
]}

Uchino, T. ^{[1
]}

White, W. R. ^{[1
]}

Ashburn, P. ^{[1
]}

Tan, L. ^{[2
]}

Buiu, O. ^{[2
]}

Hall, S. ^{[2
]}

机构：

[1] Univ Southampton, Southampton SO17 1BJ, Hants, England

[2] Univ Liverpool, Dept EEE, Liverpool L69 3GJ, Merseyside, England

来源：

ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2008年

基金：

英国工程与自然科学研究理事会;

关键词：

D O I：

10.1109/ESSDERC.2008.4681707

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report a CMOS-compatible vertical MOSFET, which incorporates a frame gate architecture suitable for application in RF circuits. Fabricated surround gate vertical MOSFETs with the frame gate architecture show no degradation of short channel effects when the channel length is scaled, while control devices show significantly degraded sub threshold slope and DIBL. The frame gate vertical MOSFETs show near ideal sub-threshold slopes of 70-80mV/decade and DIBL of 30-35mV/V in a 100 nm gate length nMOS device. In contrast, the control vertical MOSFETs without the frame gate exhibit sub-threshold slopes of I 10 to 140 mV/decade and DIBL of 100 to 280 mV/V. This improved sub-threshold slope is explained by the elimination of etch damage during gate etch.

引用

页码：95 / +

页数：2

共 50 条

[41] Effect of light illumination on threshold voltage and sub-threshold slope of amorphous silicon thin film transistors
Jiao, Lihong
Wronski, Christopher R.
Jackson, Thomas N.
Amorphous and Polycrystalline Thin-Film Silicon Science and Technology 2006, 2007, 910 : 467 - 472
[42] Sub threshold Analog &RF Parameter extraction of Graded channel Gate Stack DG- MOSFETs with High K material using NQS approach
Swain, Sanjit Kumar
Adak, Sarosij
Parija, Saradiya
Sarkar, Chandan Kumar
PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 216 - 220
[43] Quantitative understanding of sub-threshold swing of Si MOSFETs at cryogenic temperatures down to 4 K
Takagi, Shinichi
Kang, Min -Soo
Toprasertpong, Kasidit
Takenaka, Mitsuru
Oka, Hiroshi
Mori, Takahiro
2023 IEEE 23RD INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY, NANO, 2023, : 10 - 14
[44] A Comparative study of above- and sub-threshold characteristics of strained and unstrained Si GAA MOSFETs
Sharma, Tarun Kumar
Kumar, Subindu
2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
[45] Optimization of sub 100 nm Γ-gate Si-MOSFETs for RF applications
Gupta, M
Vidya, V
Rao, VR
To, KH
Woo, JCS
PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 & 2, 2002, 4746 : 652 - 656
[46] A noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime
Agarwal, A
Roy, K
ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 18 - 21
[47] Optimisation of sub-threshold and saturation parameters of gate stack double gate (GSDG) MOSFET using Moth-Flame optimization algorithm
Chowdhury D.
Prasad De B.
DasMahapatra S.
Maiti M.
Kar R.
Mandal D.
Materials Today: Proceedings, 2023, 79 : 308 - 315
[48] Investigation into sub-threshold performance of double-gate accumulation-mode SOIPMOSFET
Zhang Zhengfan
Li Zhaoji
Tan Kaizhou
Zhang Jiabin
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1150 - 1153
[49] Threshold voltage and sub-threshold slope variation with gate-length in Al2O3/InAlAs/InGaAs Quantum Well (QW) FET's
Tsopelas, I.
Gili, A.
Xanthakis, J. P.
MATERIALS AND APPLICATIONS FOR SENSORS AND TRANSDUCERS, 2012, 495 : 112 - 115
[50] Leakage Minimization in Full Adder by Using Sub-Threshold Technique
Gautam, Surabhi
Singh, Man Mohan
Bhadauria, Vijaya
Siddiqui, M. J.
PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES (IMPACT), 2017, : 142 - 146

← 1 2 3 4 5 →