CMOS Analog Four-Quadrant Multiplier Free of Voltage Reference Generators

被引：3

作者：

Sobrinho de Sousa, Antonio Jose ^{[1
]}

de Andrade, Fabian ^{[2
]}

dos Santos, Hildeloi ^{[2
]}

Goncalves, Gabriele ^{[2
]}

Pereira, Maicon Deivid ^{[2
]}

Santana, Edson ^{[2
]}

Cunha, Ana Isabela ^{[2
]}

机构：

[1] Univ Fed Oeste Bahia, Dept Engn Eletr, Bom Jesus Da Lapa, BA, Brazil

[2] Univ Fed Bahia, Dept Engn Eletr, Salvador, BA, Brazil

来源：

2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019) | 2019年

关键词：

CMOS analog multiplier; four-quadrant multiplier; analog signal processing; MOS-TRANSISTOR MODEL; LOW-POWER; CLASS-AB;

D O I：

10.1145/3338852.3339870

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work presents a CMOS four quadrant analog multiplier architecture for application as the synapse element in analog cellular neural networks. The circuit has voltage-mode inputs and a current-mode output and includes a signal application method that avoids voltage or current reference generators. Simulations have been accomplished for a CMOS 130 nm technology, featuring +/- 50 mV input voltage range, 60 mu W static power and -25 dB maximum THD. The active area is 346 mu m(2).

引用

页数：6

共 50 条

[21] CMOS wme-range four-quadrant analog multiplier circuit
Prommee, P
Somdunyakanok, M
Poorahong, K
Phinat, P
Dejhan, K
ISPACS 2005: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, 2005, : 197 - 200
[22] A 1.8V CMOS Chopper Four-Quadrant Analog Multiplier
Baxevanakis, Dimitrios
Sotiriadis, Paul P.
2017 6TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2017,
[23] A Four-Quadrant Analog Multiplier Based on CMOS Source Coupled Pair
Chen, Weiping
Wang, Tianyang
Xu, Honglei
Liu, Xiaowei
MEMS/NEMS NANO TECHNOLOGY, 2011, 483 : 487 - 491
[24] Gate and Bulk-Driven Four-Quadrant CMOS Analog Multiplier
Zamora-Mejia, Gregorio
Diaz-Armendariz, Alejandra
Santiago-Ramirez, Hector
Miguel Rocha-Perez, Jose
Arturo Gracios-Marin, Carlos
Diaz-Sanchez, Alejandro
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (04) : 1547 - 1560
[25] Gate and Bulk-Driven Four-Quadrant CMOS Analog Multiplier
Gregorio Zamora-Mejia
Alejandra Diaz-Armendariz
Hector Santiago-Ramirez
Jose Miguel Rocha-Perez
Carlos Arturo Gracios-Marin
Alejandro Diaz-Sanchez
Circuits, Systems, and Signal Processing, 2019, 38 : 1547 - 1560
[26] A low-voltage, versatile CMOS four-quadrant analogue multiplier
Chaisayun, I
Dejhan, K
INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (10) : 635 - 644
[27] Compact low-voltage CMOS four-quadrant analogue multiplier
Sawigun, C.
Demosthenous, A.
ELECTRONICS LETTERS, 2006, 42 (20) : 1149 - 1151
[28] Design of a low-voltage BiCMOS four-quadrant analog multiplier
Guan, Hui
Tang, Yusheng
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2000, 20 (03): : 270 - 275
[29] A Symmetric Complementary Structure for RF CMOS Analog Squarer and Four-Quadrant Analog Multiplier
Simon Cimin Li
Analog Integrated Circuits and Signal Processing, 2000, 23 : 103 - 115
[30] A four-quadrant analog multiplier under a single power supply voltage
Xiaobing Tao
Chao Liu
Tao Zhao
Analog Integrated Circuits and Signal Processing, 2012, 71 : 525 - 530

← 1 2 3 4 5 →