共 50 条
- [42] Low Power Test Pattern Design for VLSI Circuits Using Incorporate Pseudorandom and Deterministic Approach LIQUID CRYSTALS AND RELATED MATERIALS II, 2012, 181-182 : 229 - 232
- [44] Bus architecture for low-power VLSI digital circuits ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 21 - 24
- [46] VLSI Implementation of Low Power Scan Based Testing 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 866 - 870
- [47] Impact of VLSI Design Techniques on Implementation of Parallel Prefix Adders SOFT COMPUTING SYSTEMS, ICSCS 2018, 2018, 837 : 473 - 482
- [48] Techniques for the Design of Low Voltage Power Efficient Analog and Mixed Signal Circuits 22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 26 - +
- [49] Low power VLSI CMOS circuit design ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 4 - 4
- [50] Low-power design and analysis for VLSI Dianzi Qijian/Journal of Electron Devices, 2002, 25 (02):