A SAR ADC Missing-Decision Level Detection and Removal Technique

被引：0

作者：

Huang, Jiun-Lang ^{[1
]}

Huang, X. -L. ^{[2
]}

Chou, Y. -F. ^{[2
]}

Kwai, D. -M. ^{[2
]}

机构：

[1] Natl Taiwan Univ, Dept Elect Engn, Grad Inst Elect Engn, Taipei 106, Taiwan

[2] INd Tech Res Inst, Hsinchu, Taiwan

来源：

2012 IEEE 30TH VLSI TEST SYMPOSIUM (VTS) | 2012年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Capacitor mismatch is the linearity limiter of charge redistribution SAR ADCs. This paper aims at detecting and removing the mismatch induced missing-decision levels (MDLs), i.e., large positive DNLs; these errors lead to information loss that cannot be recovered by external calibration. A switched-capacitor based approach is proposed to avoid DC currents and reduce design overhead; the hardware modification also supports comparator offset compensation to improve calibration quality. Simulation results show that the proposed technique effectively improves the SAR ADC linearity in the presence of capacitor mismatch and comparator offset.

引用

页码：31 / 36

页数：6

共 50 条

[21] A Comparator Timing Assisted SAR ADC Technique with Reduced Conversion Cycles
Nagabhushana, Abhilash Karnatakam
Wang, Haibo
2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 200 - 205
[22] Digitally Assisted Secondary Switch-and-Compare Technique for a SAR ADC
Joshi, Ashish
Shrimali, Hitesh
Sharma, Satinder Kumar
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (07) : 2317 - 2321
[23] A digital background calibration technique for SAR ADC based on capacitor swapping
Du, Ling
Ning, Ning
Wu, Shuangyi
Yu, Qi
Liu, Yang
IEICE ELECTRONICS EXPRESS, 2014, 11 (12):
[24] Pseudo-BIST: A Novel Technique for SAR-ADC Testing
Gupta, Yatharth
Deb, Sujay
Singh, Vikrant
Srinivasan, V. N.
Sharma, Manish
Das, Sabyasachi
VLSI DESIGN AND TEST, 2017, 711 : 168 - 178
[25] An ultra-low power SAR ADC with voltage window technique
Wang Z.-F.
Ning N.
Wu S.-Y.
Du L.
Jiang M.
Yan X.-Y.
Wang W.
Ning, Ning (ning_ning@uestc.edu.cn), 1600, Chinese Institute of Electronics (44): : 211 - 215
[26] Ship Target Detection Algorithm Based on Decision-Level Fusion of Visible and SAR Images
Chen J.
Xu X.
Zhang J.
Xu G.
Zhu Y.
Liang B.
Yang D.
IEEE Journal on Miniaturization for Air and Space Systems, 2023, 4 (03): : 242 - 249
[27] A foreground calibration technique with multi-level dither for a 14-bit 1-MS/s SAR ADC
Wang, Ni
Liang, Yu
Zhang, Wei
Wu, Tingting
Hao, Dongning
MICROELECTRONICS JOURNAL, 2024, 152
[28] A Digital Self-Calibration Technique For 16-bit SAR ADC
Liang, Feng
Xue, Yunan
Li, Dejian
Wang, Hongyi
PROCEEDINGS OF 2018 IEEE 3RD ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC 2018), 2018, : 1011 - 1014
[29] Self-Dithering Technique for High-Resolution SAR ADC Design
He, Lin
Jin, Lele
Yang, Jiaqi
Lin, Fujiang
Yao, Libin
Jiang, Xicheng
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (12) : 1124 - 1128
[30] Signal independent digital calibration technique for SAR ADC with one bit redundancy
Gao, Junfeng
Li, Guangjun
IEICE ELECTRONICS EXPRESS, 2015, 12 (09):

← 1 2 3 4 5 →