Clustering Algorithm Analysis and FPGA Implementation of Neural Electrical Signal

被引:0
|
作者
Hou, Haiwei [1 ]
Sun, Wei [1 ]
Wang, Lin [1 ]
Qin, Yinglin [1 ]
You, Baoshan [1 ]
机构
[1] Shandong Jianzhu Univ, Sch Comp Sci & Technol, Jinan 250101, Shandong, Peoples R China
基金
中国国家自然科学基金;
关键词
FPGA; classification; clustering algorithm; SPIKE DETECTION; RECONSTRUCTION; TRANSFORM;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The biological signals collected by the multi-electrode array are contaminated by heavy noise signals. How to quickly classify the original action potential from the measured noisy signals accurately is the basis of researches in the field of neuroscience. In this paper, we analyze the characteristics and shortcomings of Wave-clus sorting algorithm, and present a novel sorting algorithm to solve the classification problem of neuronal action potentials. Besides, a novel method of FPGA implementation is introduced for the clustering algorithm. The method and simulation results of estimating the waveform function model are given. The prediction electrode data and the algorithm of the residual function module are set up and the error analysis is carried out. The simulation results show that the proposed method has a satisfied performance.
引用
收藏
页码:5433 / 5436
页数:4
相关论文
共 50 条
  • [21] CORDIC Algorithm for FPGA Implementation
    Lin, Sun-Ting
    Wang, Tzu-Hao
    Lin, Shou-Sheu
    Li, Yan-Bang
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT TECHNOLOGIES AND ENGINEERING SYSTEMS (ICITES2013), 2014, 293 : 57 - 62
  • [22] An FPGA implementation of the searcher algorithm
    Sagahyroon, A.
    El Tarhuni, M.
    Ibrahim, S.
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 85 - 88
  • [23] FPGA implementation of EASI algorithm
    Kim, Song-Ju
    Umeno, Ken
    Takahashi, Ryo
    IEICE ELECTRONICS EXPRESS, 2007, 4 (22): : 707 - 711
  • [24] An FPGA implementation of the simplex algorithm
    Bayliss, Samuel
    Bouganis, Christos-S.
    Constantinides, George A.
    Luk, Wayne
    2006 IEEE International Conference on Field Programmable Technology, Proceedings, 2006, : 49 - 55
  • [25] FPGA implementation of FDTD algorithm
    Suzuki, Hidetbshi
    Takagi, Yuta
    Yamaguchi, Ryo
    Uebayashi, Shinji
    2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 3470 - 3473
  • [26] FPGA Implementation of an Ultrasonic Flaw Detection Algorithm Based on Convolutional Neural Networks
    Yuan, Y.
    Virupakshappa, K.
    Oruklu, E.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2022, 94 (12): : 1447 - 1457
  • [27] Fully parallel FPGA Implementation of an Artificial Neural Network Tuned by Genetic Algorithm
    Dumesnil, Etienne
    Beaulieu, Philippe-Olivier
    Boukadoum, Mounir
    2018 16TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2018, : 365 - 369
  • [28] FPGA Implementation of an Ultrasonic Flaw Detection Algorithm Based on Convolutional Neural Networks
    Y. Yuan
    K. Virupakshappa
    E. Oruklu
    Journal of Signal Processing Systems, 2022, 94 : 1447 - 1457
  • [29] Design and implementation of convolution neural network accelerator for Winograd algorithm based on FPGA
    Niu Zhao-xu
    Sun Hai-jiang
    CHINESE JOURNAL OF LIQUID CRYSTALS AND DISPLAYS, 2023, 38 (11) : 1521 - 1530
  • [30] Embedded Image Compression Algorithm and FPGA Implementation Based on BP Neural Networks
    Li, Guangming
    He, Zhenqi
    MECHATRONIC SYSTEMS AND AUTOMATION SYSTEMS, 2011, 65 : 415 - 418