Analytical modeling simulation and characterization of short channel Junctionless Accumulation Mode Surrounding Gate (JLAMSG) MOSFET for improved analog/RF performance

被引:14
|
作者
Trivedi, Nitin [1 ]
Kumar, Manoj [1 ]
Haldar, Subhasis [2 ]
Deswal, S. S. [3 ]
Gupta, Mridula [1 ]
Gupta, R. S. [4 ]
机构
[1] Univ Delhi, Dept Elect Sci, Semicond Device Res Lab, South Campus, New Delhi 110021, India
[2] Univ Delhi, Motilal Nehru Coll, Dept Phys, New Delhi 110021, India
[3] Maharaja Agrasen Inst Technol, Dept Elect & Elect Engn, New Delhi 110086, India
[4] Maharaja Agrasen Inst Technol, Dept Elect & Commun Engn, New Delhi 110086, India
关键词
Accumulation mode MOSFET; Analytical model; Junctionless; Superposition techniques; Surrounding gate; GAA MOSFET; TRANSISTORS; IMPACT;
D O I
10.1016/j.spmi.2016.11.009
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
An analytical model for Junctionless Accumulation Mode Surrounding Gate (JLAMSG) MOSFET is developed using superposition technique. The model incorporates source/drain and channel depletion for an accurate analysis. The device parameter dependent electrostatic center potential, drain current (IDs) and subthreshold slope (SS) have been evaluated. The numerical simulation results using ATLAS-3D device simulator are in good agreement with the results obtained from the developed analytical model. A comparative assessment between Junctionless (JL) and Junctionless Accumulation Mode ULAM) Surrounding Gate (SG) devices for analog/RF performance is also carried out. The superiority of JLAMSG MOSFET over Junctionless Surrounding Gate (JLSG) is discussed for Analog and RF application. (C) 2016 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1263 / 1275
页数:13
相关论文
共 50 条
  • [21] Improved analog and RF performances of gate-all-around junctionless MOSFET with drain and source extensions
    Djeffal, F.
    Ferhati, H.
    Bentrcia, T.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 90 : 132 - 140
  • [22] Nano Scale Dual Material Gate Silicon on Nothing Junctionless MOSFET for Improving Short Channel Effect and Analog Performance
    Wagaj, S. C.
    Chavan, Y. V.
    SMART TRENDS IN INFORMATION TECHNOLOGY AND COMPUTER COMMUNICATIONS, SMARTCOM 2016, 2016, 628 : 27 - 38
  • [23] Analytical Modeling and Simulation of Gate-All-Around Junctionless Mosfet for Biosensing Applications
    Preethi, S.
    Venkatesh, M.
    Pandian, M. Karthigai
    Priya, G. Lakshmi
    SILICON, 2021, 13 (10) : 3755 - 3764
  • [24] Analytical Modeling and Simulation of Gate-All-Around Junctionless Mosfet for Biosensing Applications
    S. Preethi
    M. Venkatesh
    M. Karthigai Pandian
    G. Lakshmi Priya
    Silicon, 2021, 13 : 3755 - 3764
  • [25] Analog and RF performance investigation of cylindrical surrounding-gate MOSFET with an analytical pseudo-2D model
    Sarkar, Angsuman
    De, Swapnadip
    Dey, Anup
    Sarkar, Chandan Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2012, 11 (02) : 182 - 195
  • [26] Analog and RF performance investigation of cylindrical surrounding-gate MOSFET with an analytical pseudo-2D model
    Angsuman Sarkar
    Swapnadip De
    Anup Dey
    Chandan Kumar Sarkar
    Journal of Computational Electronics, 2012, 11 : 182 - 195
  • [27] Analog and RF Performance Evaluation of Junctionless Accumulation Mode (JAM) Gate Stack Gate All Around (GS-GAA) FinFET
    Bhavya Kumar
    Rishu Chaujar
    Silicon, 2021, 13 : 919 - 927
  • [28] Analog and RF Performance Evaluation of Junctionless Accumulation Mode (JAM) Gate Stack Gate All Around (GS-GAA) FinFET
    Kumar, Bhavya
    Chaujar, Rishu
    SILICON, 2021, 13 (03) : 919 - 927
  • [29] Modeling and simulation of cylindrical surrounding double-gate (CSDG) MOSFET with vacuum gate dielectric for improved hot-carrier reliability and RF performance
    Jay Hind Kumar Verma
    Subhasis Haldar
    R. S. Gupta
    Mridula Gupta
    Journal of Computational Electronics, 2016, 15 : 657 - 665
  • [30] Modeling and simulation of cylindrical surrounding double-gate (CSDG) MOSFET with vacuum gate dielectric for improved hot-carrier reliability and RF performance
    Verma, Jay Hind Kumar
    Haldar, Subhasis
    Gupta, R. S.
    Gupta, Mridula
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (02) : 657 - 665