Innovated Ultra-thin and Super Fine-pitch Panel RDL Substrate Manufacturing for Advanced Package

被引:0
|
作者
Chen, Yu-Hua [1 ]
Lin, Puru Bruce [1 ]
Ko, Cheng-Ta [1 ]
Tseng, Tzyy-Jang [1 ]
机构
[1] Unimicron Technol Corp, 290 Chung Lun Village, Hsinchu 304, Taiwan
关键词
RDL-first; panel level; fan-out; epoxy compound;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The rapid development of semiconductor technology and multi-function demands of end products has driven IC foundry industry toward 7nm node process, and even next generation of 5nm. The I/O pitch of chip is reduced accordingly but the Build-up layer of IC carrier is still too large to fit interconnects. In order to overcome the gap of I/O pitch between IC chip and carrier, the interposer technology has been considered as a solution to resolve the issue. However, the cost of silicon interposer is too high, and the glass interposer lacks the associated infrastructure and is difficult to be handled, which makes the technology drawback to the market application. Alternatively, fan-out wafer/panel level package technology is getting more attractions for advanced package recently since its features of low profile, small form factor, and high bandwidth with fine line RDL routability. In this study, a RDL-first (chip-last) fan-out panel level structure on releasing film was fabricating of three-layer dielectric panel level fan-out, where 370mmx470mm panel size is applied, is also demonstrated to compare with the simulation results.
引用
收藏
页码:13 / 18
页数:6
相关论文
共 28 条
  • [21] Ultra-thin high-density LSI packaging substrate for advanced CSPs and SiPs
    Shimoto, T
    Baba, K
    Matsui, K
    Tsukano, J
    Maeda, T
    Yachi, K
    MICROELECTRONICS RELIABILITY, 2005, 45 (3-4) : 567 - 574
  • [23] Manufacturing protocol and post processing of ultra-thin gas diffusion layer using advanced scanning techniques
    Pourrahmani, Hossein
    Van Herle, Jan
    SCIENTIFIC REPORTS, 2024, 14 (01):
  • [24] Optimized ultra-thin manganin alloy passivated fine-pitch damascene compatible bump-less Cu-Cu bonding at sub 200 °C for three-dimensional Integration applications
    Panigrahi, Asisa Kumar
    Kumar, C. Hemanth
    Bonam, Satish
    Ghosh, Tamal
    Vanjari, Siva Rama Krishna
    Singh, Shiv Govind
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (02)
  • [25] Ultra-thin Line Embedded Substrate Manufacturing for 2.1D/2.5D SiP Application
    Chen, Yu-Hua
    Cheng, Shyh-Lian
    Hu, Dyi-Chung
    Tseng, Tzvy-Jang
    2015 International Conference on Electronic Packaging and iMAPS All Asia Conference (ICEP-IAAC), 2015, : 166 - 169
  • [26] Dielectric Characterization of Ultra-Thin Low-Loss Build-Up Substrate for System-in-Package (SiP) Modules
    Ho, Cheng-Yu
    Cheng, Hung-Hsiang
    Pan, Po-Chih
    Wang, Chen-Chao
    Hung, Chih-Pin
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2015, 63 (09) : 2923 - 2930
  • [27] Demonstration of 20μm Pitch Micro-vias by Excimer Laser Ablation in Ultra-thin Dry-film Polymer Dielectrics for Multi-layer RDL on Glass Interposers
    Suzuki, Yuya
    Brune, Jan
    Senczuk, Rolf
    Paetzel, Rainer
    Furuya, Ryuta
    Liu, Fuhan
    Sundaram, Venky
    Tummala, Rao
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 922 - 927
  • [28] Novel electrical re-connection of very thin fine pitch ball grid array (VFBGA) package for advanced backside fault isolation
    Qian, L
    Xu, Y
    Song, GB
    Ji, XY
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 614 - 615