Hardware implementation of neural network with Sigmoidal activation functions using CORDIC

被引:52
|
作者
Tiwari, Vipin [1 ]
Khare, Nilay [1 ]
机构
[1] MANIT, Dept Comp Sci & Engn, Bhopal, India
关键词
CORDIC; Field Programmable Gate Array (FPGA); Hardware; Neural network; FPGA IMPLEMENTATION; IDENTIFICATION; SYSTEMS;
D O I
10.1016/j.micpro.2015.05.012
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Activation function is the most important function in neural network processing. In this article, the field-programmable gate array (FPGA)-based hardware implementation of a multilayer feed-forward neural network, with a log sigmoid activation function and a tangent sigmoid (hyperbolic tangent) activation function has been presented, with more accuracy than any other previous implementation of a neural network with the same activation function. Accuracy is enhanced through the implementation of both the sigmoidal functions using COordinate Rotation Digital Computer (CORDIC) algorithm. The CORDIC algorithm is a simple and effective method for calculation of the trigonometric and hyperbolic functions. Simulations and experiments have been performed on the ISim simulation engine of the Xilinx Framework, using the Very High Speed Integrated Circuit Hardware Description Language (VHDL) as the programming language. The results show accuracy for a 32-bit and 64-bit input/output, compromising with speed. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:373 / 381
页数:9
相关论文
共 50 条
  • [1] Multivariate neural network operators with sigmoidal activation functions
    Costarelli, Danilo
    Spigler, Renato
    NEURAL NETWORKS, 2013, 48 : 72 - 77
  • [2] Neural network-based hardware classifier using CORDIC algorithm
    Tiwari, Vipin
    Mishra, Ashish
    MODERN PHYSICS LETTERS B, 2020, 34 (15):
  • [3] POCO: Hardware Characterization of Activation Functions using POSIT-CORDIC Architecture
    Basavaraju, Mahati
    Rayapati, Vinay
    Rao, Madhav
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [4] Neural network implementation in hardware using FPGAs
    Sahin, Suhap
    Becerikli, Yasar
    Yazici, Suleyman
    NEURAL INFORMATION PROCESSING, PT 3, PROCEEDINGS, 2006, 4234 : 1105 - 1112
  • [5] An Efficient Hardware Implementation of Activation Functions Using Stochastic Computing for Deep Neural Networks
    Van-Tinh Nguyen
    Tieu-Khanh Luong
    Han Le Duc
    Van-Phuc Hoang
    2018 IEEE 12TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2018), 2018, : 233 - 236
  • [6] Hardware Implementation of Sigmoid Activation Functions using FPGA
    Tsmots, Ivan
    Rabyk, Vasyl
    Skorokhoda, Oleksa
    2019 IEEE 15TH INTERNATIONAL CONFERENCE ON THE EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS (CADSM'2019), 2019,
  • [7] Implementation of the SoftMax Activation for Reconfigurable Neural Network Hardware Accelerators
    Shatravin, Vladislav
    Shashev, Dmitriy
    Shidlovskiy, Stanislav
    APPLIED SCIENCES-BASEL, 2023, 13 (23):
  • [8] Quantitative Estimates for Neural Network Operators Implied by the Asymptotic Behaviour of the Sigmoidal Activation Functions
    Coroianu, Lucian
    Costarelli, Danilo
    Kadak, Ugur
    MEDITERRANEAN JOURNAL OF MATHEMATICS, 2022, 19 (05)
  • [9] Quantitative Estimates for Neural Network Operators Implied by the Asymptotic Behaviour of the Sigmoidal Activation Functions
    Lucian Coroianu
    Danilo Costarelli
    Uğur Kadak
    Mediterranean Journal of Mathematics, 2022, 19
  • [10] Hardware Implementation of OTFS Modulation Using CORDIC Algorithm
    Dora, Sai Kumar
    Mishra, Himanshu B.
    Sahoo, Manodipan
    Yadav, Kapil
    2024 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, SPCOM 2024, 2024,