Design of LDMOS Balanced Power Amplifiers with Improved IMD Performance and Size Reduction

被引：0
|
作者：
Koulouzis, Helias [1 ]
Draskovic, Drasko [1 ]
Budimir, Djuradj [1 ]
机构：
[1] Univ Westminster, Wireless Commun Res Grp, London W1W 6UW, England
来源：
2007 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5 | 2007年
关键词：
LDMOS; balanced amplifier; IMD; size-reduction;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An LDMOS class-AB balanced power amplifier with an attempt to use reduced-size branch-line couplers in the divider/combiner parts is presented. The proposed amplifier with a center frequency of 2.14 GHz was designed. At center frequency a size reduction and improved intermodulation distortion are achieved, comparing with the conventional branch line couplers.
引用
收藏
页码：2428 / 2431
页数：4
相关论文
共 50 条
  • [41] An analysis of higher-order of a GaAsFET depending on IMD source impedance and its application to a design of low-distortion MMIC power amplifiers
    Kusunoki, S
    Furuta, T
    Murakami, Y
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2002, 85 (04): : 10 - 21
  • [42] An Improved Repetitive Action Corrector for Reduction of Steady-State Error and Nonlinear Distortion in Power Amplifiers
    Modrijan, Gorazd
    Zajec, Peter
    Nastran, Janez
    Lavric, Henrik
    Voncina, Danijel
    ELEKTROTEHNISKI VESTNIK-ELECTROCHEMICAL REVIEW, 2006, 73 (2-3): : 111 - 116
  • [43] Improved Flop Tray-Based Design Implementation for Power Reduction
    Kahng, Andrew B.
    Li, Jiajia
    Wang, Lutong
    2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
  • [44] Design model for fully integrated high-performance linear CMOS power amplifiers
    Solar, H.
    Bistue, G.
    Legarda, J.
    Fernandez, E.
    Berenguer, R.
    IET MICROWAVES ANTENNAS & PROPAGATION, 2011, 5 (07) : 795 - 803
  • [45] A Novel Two-Dimensional Crest Factor Reduction for Performance Improvement of RF Power Amplifiers
    Zhao, Jingmei
    Liu, Yuanan
    Yu, Cuiping
    Yu, Jianguo
    Li, Shulan
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (12) : 835 - 837
  • [46] Platform technology achieving size reduction, power saving and high performance
    Toshikatsu, Hosoi
    NEC TECHNICAL JOURNAL, 2008, 3 (02): : 63 - 67
  • [47] A new design for indirectly measuring laser power with improved performance
    Lai, WenChang
    Zhou, Pu
    ADVANCED LASER TECHNOLOGY AND APPLICATIONS, 2018, 10844
  • [48] A leakage reduction via balanced circuit and masking noise design against the differential power analysis
    Shen, SungShiou
    Chiu, Jung-Hui
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2006, 29 (06) : 1119 - 1122
  • [49] SOI-LDMOS Transistors With Optimized Partial n+ Buried Layer for Improved Performance Power Amplifier Applications
    Nikhil, KrishnanNadar Savithry
    DasGupta, Nandita
    DasGupta, Amitava
    Chakravorty, Anjan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (11) : 4931 - 4937
  • [50] An Improved 2D Crest Factor Reduction Algorithm for Dual-Band RF Power Amplifiers
    Cai, Xinshuo
    Wu, Xiaofang
    Shi, Haibin
    Guan, Enfang
    Huang, Jinfu
    2017 IEEE 9TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN), 2017, : 846 - 849
12345