RF filters in SiGeBiCMOS technology and fully depleted silicon-on-insulator CMOS technology

被引:0
|
作者
Mbuko, O [1 ]
Orlando, P
Axtell, H
Cerny, C
Creech, G
Friddell, T
James, T
Kormanyos, B
Mattamana, A
Neidhard, R
Nykiel, E
Patel, VJ
Selke, D
Quach, T
机构
[1] USAF, Res Lab, 2241 Avion Circle,Bldg 620, Wright Patterson AFB, OH 45433 USA
[2] Boeing Phantom Works, Solid State Elect Dev, Seattle, WA 98124 USA
关键词
CMOS; FDSOI; silicon germanium; filters; S-; band;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents two integrated nonreflective bandpass filters. The filters are implemented in a Silicon Germanium (SiGe) BiCMOS technology and Fully Depleted Silicon on Insulator (FDSOI) CMOS technology. The purpose of these circuits is to explore the feasibility of passive filter applications on silicon substrates while maintaining low insertion loss and 50 Ohm impedance matching. The SiGe-based filter achieved 3.3-4.2 dB insertion loss across 3.54.5 GHz with input return loss better than similar to 10 dB from 1-10 GHz. The FDSOI filter simulation yielded an insertion loss of 4.5 dB across the design frequency of 3.7-4.3 GHz.
引用
收藏
页码:163 / +
页数:2
相关论文
共 50 条
  • [41] WAFER BONDING TECHNIQUE FOR SILICON-ON-INSULATOR TECHNOLOGY
    ABE, T
    MATLOCK, JH
    SOLID STATE TECHNOLOGY, 1990, 33 (11) : 39 - 40
  • [42] SILICON-ON-INSULATOR TECHNOLOGY - ON A STEADY PATH TO MATURITY
    GOODENOUGH, F
    ELECTRONIC DESIGN, 1984, 32 (24) : 88 - &
  • [43] Model of Vernier devices in silicon-on-insulator technology
    Fan, Guofang
    Li, Yuan
    Hu, Chunguang
    Lei, Lihua
    Zhao, Dong
    Li, Hongyu
    Luo, Yunhan
    Zhen, Zhen
    INFRARED PHYSICS & TECHNOLOGY, 2014, 65 : 83 - 86
  • [44] Temperature-Independent High Voltage Reference Design in Silicon-on-Insulator CMOS Technology
    Perlinger, Adam
    Subramanium, Seenivasan
    Sukumar, Vinesh
    Li, Harry W.
    Hess, Herbert L.
    IECON 2004: 30TH ANNUAL CONFERENCE OF IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOL 3, 2004, : 3231 - 3234
  • [45] Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology
    Shepard, KL
    Kim, DJ
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 239 - 242
  • [46] The partial silicon-on-insulator technology for RF power LDMOSFET devices and on-chip microinductors
    Ren, CH
    Cai, J
    Liang, YC
    Ong, PH
    Balasubramanian, N
    Sin, JKO
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (12) : 2271 - 2278
  • [47] Ka-band time-domain multiplexing front-end with minimum switch area utilization on 22 nm fully depleted silicon-on-insulator CMOS technology
    Hietanen, Mikko
    Rusanen, Jere
    Aikio, Janne P.
    Tervo, Nuutti
    Rahkonen, Timo
    Parssinen, Aarno
    INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2021, 13 (07) : 641 - 651
  • [48] Analytical modelling of threshold voltage for underlap Fully Depleted Silicon-On-Insulator MOSFET
    Sharma, Rajneesh
    Rana, Ashwani K.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (02) : 286 - 296
  • [49] Growth of Carbon Nanotubes on Fully Processed Silicon-On-insulator CMOS Substrates
    Haque, M. Samiul
    Ali, S. Zeeshan
    Guha, P. K.
    Oei, S. P.
    Park, J.
    Maeng, S.
    Teo, K. B. K.
    Udrea, F.
    Milne, W. I.
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2008, 8 (11) : 5667 - 5672
  • [50] Laser-induced lateral epitaxy in fully depleted silicon-on-insulator junctions
    Dezfulian, KK
    Krusius, JP
    Thompson, MO
    Talwar, S
    APPLIED PHYSICS LETTERS, 2002, 81 (12) : 2238 - 2240