Effect of technology scaling on RF performance of the transistors fabricated by standard CMOS technology

被引：0

作者：

Kim, Han-Su ^{[1
]}

Chung, Chulho ^{[1
]}

Jeong, Joohyun ^{[1
]}

Jung, Seung-Jae ^{[1
]}

Lim, Jinsung ^{[1
]}

Joe, JinHyoun ^{[1
]}

Park, Jaehoon ^{[1
]}

Lee, HyunWoo ^{[1
]}

Jo, Gwangdoo ^{[1
]}

Park, Kangwook ^{[1
]}

Kim, Jedon ^{[1
]}

Oh, Hansu ^{[1
]}

Yoon, Jong Shik ^{[1
]}

机构：

[1] Samsung Elect, Syst LSI Div, Yongin 449711, Gyeonggi Do, South Korea

来源：

2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2 | 2008年

关键词：

RF FET; cut-off frequency; gain; noise; drain conductance; threshold voltage;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Cut-off frequency (f(T)) of 300 GHz and 230 GHz for NMOS and PMOS is demonstrated for transistors with a gate length of 35 nm fabricated by 45 nm standard CMOS technology. Current gain (H-21) and noise (flicker and thermal) is improved with scaling down technology. Power gain (G(n)) increase is slow down and even saturated at 45 nm as technology advances. Such saturation in power gain is attributed to rapid increase in g(ds) (drain conductance). Additional efforts are required to reduce g(ds) for continuous improvement in power gain with the scaling. V-th optimization can be one of options to achieve better g(ds).

引用

页码：499 / 502

页数：4

共 50 条

[1] Impact of technology scaling on RF CMOS
Hassan, H
Anis, M
Elmasry, M
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 97 - 101
[2] Record RF performance of standard 90 nm CMOS technology
Tiemeijer, LF
Havens, RJ
de Kort, R
Scholten, AJ
van Langevelde, R
Klaassen, DBM
Sasse, GT
Bouttement, Y
Petot, C
Bardy, S
Gloria, D
Scheer, P
Boret, S
Van Haaren, B
Clement, C
Larchanche, JF
Lim, IS
Zlotnicka, A
Duvallet, A
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 441 - 444
[3] Resonant Body Transistors in Standard CMOS Technology
Marathe, R.
Wang, W.
Mahmood, Z.
Daniel, L.
Weinstein, D.
2012 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2012, : 289 - 294
[4] Capacitive RF MEMS Switches Fabricated in Standard 0.35-μm CMOS Technology
Fouladi, Siamak
Mansour, Raafat R.
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2010, 58 (02) : 478 - 486
[5] The temperature characteristics of bipolar transistors fabricated in CMOS technology
Wang, GJ
Meijer, GCM
SENSORS AND ACTUATORS A-PHYSICAL, 2000, 87 (1-2) : 81 - 89
[6] Impact of technology scaling on CMOS RF devices and circuits
Abou-Allam, E
Manku, T
Ting, M
Obrecht, MS
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 361 - 364
[7] High performance Si/SiGe pMOSFETs fabricated in a standard CMOS process technology
Collaert, N
Verheyen, P
De Meyer, K
Loo, R
Caymax, M
SOLID-STATE ELECTRONICS, 2003, 47 (07) : 1173 - 1177
[8] SPADs are fabricated with standard 90 nm CMOS technology
Karami, Azim
LASER FOCUS WORLD, 2010, 46 (11): : 10 - 10
[9] A Novel RF LDMOS Fabricated With Standard Foundry Technology
Xiao, Han
Zhang, Lijie
Huang, Ru
Song, Fei
Wu, Dake
Liao, Huailin
Wong, Waisum
Wang, Yangyuan
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (04) : 386 - 388
[10] Scaling of the Transistors Produced by a Radiation-Resistant CMOS Technology
Krupkina, Tatiana Y.
Solovev, Andrew
PROCEEDINGS OF THE 2018 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2018, : 1392 - 1396

← 1 2 3 4 5 →