Layout Proximity Effects and Modeling Alternatives for IC Designs

被引：0
|
作者：
Lin, Xi-Wei
Moroz, Victor
机构：
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2010年 / 27卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：18 / 18
页数：1
相关论文
共 50 条
  • [21] ITER LAYOUT - ALTERNATIVES FOR IMPROVED MAINTENANCE
    BLEVINS, J
    BARNES, C
    MAISONNIER, D
    FUSION ENGINEERING AND DESIGN, 1991, 18 : 459 - 463
  • [22] Netlisting and modeling well-proximity effects
    Watts, Josef
    Su, Ke-Wei
    Basel, Mark
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2179 - 2186
  • [23] A layout approach to monolithic microwave IC
    Nagao, A
    Shirakawa, I
    Kambe, T
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (12) : 1262 - 1272
  • [24] A simulation study of IC layout effects on thermal management of die attached GaAsICs
    Reimer, CJ
    Smy, T
    Walkey, DJ
    Beggs, BC
    Surridge, R
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2000, 23 (02): : 341 - 351
  • [25] On the Exploration of Design Tradeoffs in Analog IC Placement with Layout-dependent Effects
    Martins, Ricardo
    Lourenco, Nuno
    Povoa, Ricardo
    Horta, Nuno
    2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019), 2019, : 25 - 28
  • [26] Modeling interconnect coupling between analog, digital and RF layout components for MCM designs
    Seo, Y
    Tripathi, A
    Lutz, RD
    Goyal, R
    Tripathi, VK
    1966 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES, PROCEEDINGS, 1996, 2794 : 329 - 332
  • [27] Yield prediction by sampling IC layout
    Allan, GA
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (03) : 359 - 371
  • [28] TOPOLOGICAL IC-LAYOUT CONTROL
    JAGER, U
    KLEINDIENST, I
    NACHRICHTENTECHNISCHE ZEITSCHRIFT, 1978, 31 (12): : 904 - 905
  • [29] SURVEY OF IC LAYOUT CAD SYSTEMS
    不详
    VLSI SYSTEMS DESIGN, 1986, 7 (09): : 67 - &
  • [30] Modeling interconnect coupling between analog, digital, and RF layout components for MCM designs
    Oregon State Univ, Corvallis, United States
    Int J Microcircuits Electron Packag, 4 (441-447):
12345