Design of Memory Shifting System Based on Dual-Space Storage Architecture

被引:1
|
作者
Wang, Zhehe [1 ,2 ]
Li, Shuang [3 ]
Jiang, Jiabao [4 ]
Wang, Chunteng [2 ]
Wang, Xianchao [5 ]
Zhu, Taiyu [6 ]
机构
[1] Shanghai Univ, Sch Comp Engn & Sci, Shanghai 200444, Peoples R China
[2] Hainan Trop Ocean Univ, Coll Comp Sci & Technol, Sanya 572022, Peoples R China
[3] Shanghai Normal Univ, Coll Informat Mech & Elect Engn, Shanghai 200234, Peoples R China
[4] Chaohu Univ, Coll Informat Engn, Hefei 238000, Anhui, Peoples R China
[5] Fuyang Normal Univ, Sch Comp & Informat Engn, Fuyang 236037, Anhui, Peoples R China
[6] Shanghai Jiling Informat Technol Co, Shanghai 201108, Peoples R China
基金
美国国家科学基金会; 海南省自然科学基金;
关键词
Latches; Task analysis; Memory management; Space technology; Storage management; Random access memory; Process control; Memory shifting system; NVRAM; dual-space storage architecture; non-closeable window;
D O I
10.1109/ACCESS.2022.3201750
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The computer system of the traditional storage architecture has many bottlenecks in massive data transmission, analysis, processing, etc., especially the frequent data migration or copying problem between memory and external storage, which is the most prominent and restricts the full play of CPU performance. To address this, Professor Y. Jin proposed a new solution called dual-space storage architecture based on non-volatile random-access memory (NVRAM) and a data security technique called non-closable window. For the new storage architecture, a corresponding underlying software management model is proposed in this paper. The design scheme of the memory shifting system in this model is introduced in detail, and the feasibility of the scheme is verified through software simulation experiments.
引用
收藏
页码:91897 / 91905
页数:9
相关论文
共 50 条
  • [21] Design Space Exploration and Data Memory Architecture Design for a Hybrid Nano/CMOS Dynamically Reconfigurable Architecture
    Zhang, Wei
    Jha, Niraj K.
    Shang, Li
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2009, 5 (04) : 1 - 27
  • [22] Dual-space distribution metric-based evolutionary algorithm for multimodal multi-objective optimization
    Cao, Jie
    Liu, Qingyang
    Chen, Zuohan
    Zhang, Jianlin
    Qi, Zhi
    EXPERT SYSTEMS WITH APPLICATIONS, 2025, 262
  • [23] Design of system management architecture using remote storage
    Kang, DJ
    Kim, GB
    Ahn, CW
    Jung, SI
    6TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS: BROADBAND CONVERGENCE NETWORK INFRASTRUCTURE, 2004, : 1087 - 1090
  • [24] Design Space Exploration for Implementing a Software-Based Speculative Memory System
    Fujisawa, Kohei
    Nunome, Atsushi
    Shibayama, Kiyoshi
    Hirata, Hiroaki
    INTERNATIONAL JOURNAL OF SOFTWARE INNOVATION, 2018, 6 (02) : 37 - 49
  • [25] Optimized design of battery pole control system based on dual-chip architecture
    Xiao, Yanjun
    Deng, Shuhan
    Liu, Weiling
    Zhou, Wei
    Wan, Feng
    PLOS ONE, 2022, 17 (05):
  • [26] Design of dual-encoding system for distribution network based on service oriented architecture
    Yuan, Peng
    Gu, Jianwei
    Guo, Chuangxin
    Cao, Jinzhang
    Wang, Yang
    Yu, Bin
    Dianwang Jishu/Power System Technology, 2012, 36 (01): : 271 - 276
  • [27] Dual-Use System Architecture for a Space Situational Awareness System in Japan
    Otani, Yasuo
    Kohtake, Naohiko
    Ohkami, Yoshiaki
    2013 IEEE AEROSPACE CONFERENCE, 2013,
  • [28] Estimating Information-Theoretical NAND Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration
    Dong, Guiqiang
    Pan, Yangyang
    Xie, Ningde
    Varanasi, Chandra
    Zhang, Tong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (09) : 1705 - 1714
  • [29] Storage Class Memory with Computing Row Buffer: A Design Space Exploration
    Egloff, Valentin
    Noel, Jean-Philippe
    Kooli, Maha
    Giraud, Bastien
    Ciampolini, Lorenzo
    Gauchi, Roman
    Fuguet, Cesar
    Guthmuller, Eric
    Moreau, Mathieu
    Portal, Jean-Michel
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1 - 6
  • [30] Reconfigurable Cache Memory Architecture Design based on VHDL
    Omran, Safaa S.
    Amory, Ibrahim A.
    2017 INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTING TECHNOLOGIES AND APPLICATIONS (ICECTA), 2017, : 167 - 172