SpikeSim: An End-to-End Compute-in-Memory Hardware Evaluation Tool for Benchmarking Spiking Neural Networks

被引:9
|
作者
Moitra, Abhishek [1 ]
Bhattacharjee, Abhiroop [1 ]
Kuang, Runcong [2 ]
Krishnan, Gokul [3 ]
Cao, Yu [2 ]
Panda, Priyadarshini [1 ]
机构
[1] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA
[2] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA
[3] Meta Real Labs, Redmond, WA USA
基金
美国国家科学基金会;
关键词
Analog crossbars; emerging devices; in-memory computing (IMC); spiking neural networks (SNNs);
D O I
10.1109/TCAD.2023.3274918
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Spiking neural networks (SNNs) are an active research domain toward energy-efficient machine intelligence. Compared to conventional artificial neural networks (ANNs), SNNs use temporal spike data and bio-plausible neuronal activation functions such as leaky-integrate fire/integrate fire (LIF/IF) for data processing. However, SNNs incur significant dot-product operations causing high memory and computation overhead in standard von-Neumann computing platforms. To this end, in memory computing (IMC) architectures have been proposed to alleviate the "memory-wall bottleneck" prevalent in von Neumann architectures. Although recent works have proposed IMC-based SNN hardware accelerators, the following key implementation aspects have been overlooked: 1) the adverse effects of crossbar nonideality on SNN performance due to repeated analog dot-product operations over multiple time-steps and 2) hardware overheads of essential SNN-specific components, such as the LIF/IF and data communication modules. To this end, we propose SpikeSim, a tool that can perform realistic performance, energy, latency and area evaluation of IMC-mapped SNNs. SpikeSim consists of a practical monolithic IMC architecture called SpikeFlow for mapping SNNs. Additionally, the nonideality computation engine (NICE) and energy-latency-area (ELA) engine performs hardware-realistic evaluation of SpikeFlow-mapped SNNs. Based on 65nm CMOS implementation and experiments on CIFAR10, CIFAR100 and TinyImagenet datasets, we find that the LIF/IF neuronal module has significant area contribution (> 11% of the total hardware area). To this end, we propose SNN topological modifications that leads to 1.24x and 10x reduction in the neuronal module's area and the overall energy-delay-product value, respectively. Furthermore, in this work, we perform a holistic comparison between IMC implemented ANN and SNNs and conclude that lower number of time-steps are the key to achieve higher throughput and energy-efficiency for SNNs compared to 4-bit ANNs. The code repository for the SpikeSim tool is available at Github link.
引用
收藏
页码:3815 / 3828
页数:14
相关论文
共 50 条
  • [41] End-to-End Prediction of Buffer Overruns from Raw Source Code via Neural Memory Networks
    Choi, Min-je
    Jeong, Sehun
    Oh, Hakjoo
    Choo, Jaegul
    PROCEEDINGS OF THE TWENTY-SIXTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2017, : 1546 - 1553
  • [42] End-to-end Relation Extraction using Neural Networks and Markov Logic Networks
    Pawar, Sachin
    Bhattacharyya, Pushpak
    Palshikar, Girish K.
    15TH CONFERENCE OF THE EUROPEAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (EACL 2017), VOL 1: LONG PAPERS, 2017, : 818 - 827
  • [43] A 701.7 TOPS/W Compute-in-Memory Processor With Time-Domain Computing for Spiking Neural Network
    Park, Keonhee
    Jeong, Hoichang
    Kim, Seungbin
    Shin, Jeongmin
    Kim, Minseo
    Lee, Kyuho Jason
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025, 72 (01) : 25 - 35
  • [44] MMBench: Benchmarking End-to-End Multi-modal DNNs and Understanding Their Hardware-Software Implications
    Xu, Cheng
    Hou, Xiaofeng
    Liu, Jiacheng
    Li, Chao
    Huang, Tianhao
    Zhu, Xiaozhi
    Niu, Mo
    Sun, Lingyu
    Tang, Peng
    Xu, Tongqiao
    Cheng, Kwang-Ting
    Guo, Minyi
    2023 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION, IISWC, 2023, : 154 - 166
  • [45] End-to-end communication systems modeling using hardware-accelerated simulation tool
    Pansatiankul, Dhawat E.
    Lin, Victor S.
    MILCOM 2006, VOLS 1-7, 2006, : 707 - +
  • [46] Legato: End-to-End Bounded Region Serializability Using Commodity Hardware Transactional Memory
    Sengupta, Aritra
    Cao, Man
    Bond, Michael D.
    Kulkarni, Milind
    CGO'17: PROCEEDINGS OF THE 2017 INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, 2017, : 1 - 13
  • [47] Improving Convolutional End-to-End Memory Networks with BERT for Question Answering
    Alkhawlani, Mohammed A.
    Azman, Azreen
    Abdullah, Muhamad Taufik
    Yaakob, Razali
    Kadir, Rabiah Abdul
    Alshari, Eissa M.
    INTELLIGENT SYSTEMS AND APPLICATIONS, VOL 2, INTELLISYS 2024, 2024, 1066 : 90 - 104
  • [48] Convolutional End-to-End Memory Networks for Multi-Hop Reasoning
    Yang, Xiaoqing
    Fan, Pingzhi
    IEEE ACCESS, 2019, 7 : 135268 - 135276
  • [49] Blocking probability evaluation of end-to-end dynamic WDM networks
    Nicolás A. Jara
    Alejandra Beghelli
    Photonic Network Communications, 2012, 24 : 29 - 38
  • [50] Blocking probability evaluation of end-to-end dynamic WDM networks
    Jara, Nicolas A.
    Beghelli, Alejandra
    PHOTONIC NETWORK COMMUNICATIONS, 2012, 24 (01) : 29 - 38