Design Enablement Flow for Circuits with Inherent Obfuscation based on Reconfigurable Transistors

被引：2

作者：

Trommer, J. ^{[1
]}

Bhattacharjee, N. ^{[1
]}

Mikolajick, T. ^{[1
]}

Huhn, S. ^{[2
]}

Merten, M. ^{[2
]}

Djeridane, M. E. ^{[2
]}

Hassan, M. ^{[2
]}

Drechsler, R. ^{[2
]}

Rai, S. ^{[3
]}

Kavand, N. ^{[3
]}

Darjani, A. ^{[3
]}

Kumar, A. ^{[3
]}

Sessi, V. ^{[4
]}

Drescher, M. ^{[4
]}

Kolodinski, S. ^{[4
]}

Wiatr, M. ^{[4
]}

机构：

[1] NaMLab gGmbH, Nothnitzer Str 64a, D-01187 Dresden, Germany

[2] Univ Bremen, Arbeitsgrp Rechnerarchitektur, Bibliothekstr 5, D-28359 Bremen, Germany

[3] Tech Univ Dresden, Chair Processor Design, Helmholtzstr 10, D-01062 Dresden, Germany

[4] GlobalFoundries Fab 1, Wilschdorfer Landstr 101, D-01109 Dresden, Germany

来源：

2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE | 2023年

关键词：

Emerging devices; reconfigurable circuits; EDA; modelling; CMOS co-integration; hardware security; HARDWARE SECURITY; FUNCTIONALITY; MEMORY;

D O I：

10.23919/DATE56975.2023.10136918

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Reconfigurable transistors are a new emerging type of device, which offer the promise to improve the resistance of electronic components against know-how theft. In order to enable a product development of such an emerging device, a cross-layer design enablement strategy is needed, as emerging technologies are not necessarily compatible withstandard tools used in the industry. In 'CirroStrato', we aim on the development of such a complete flow enabling CMOS co-integration of reconfigurable transistors, ranging from process adjustments, device modeling, library characterization, physical and logical synthesis up towards sophisticated hardware security tests. In this multi-partner-project (MPP) paper, our aim is to elucidate the overall design enablement flow, as well as current research challenges on the individual stages.

引用

页数：6

共 50 条

[1] Reconfigurable circuits design based on DG-CNTFET transistors
Ghabri, Houda
ben Issa, Dalenda
Samet, Hekmet
2016 13TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2016, : 677 - 680
[2] Towards Implementation of Logic Circuits Based on Intrinsically Reconfigurable Organic Transistors
Simek, Vaclav
Stritesky, Stanislav
Reznicek, Michal
Crha, Adam
Ruzicka, Richard
2016 6TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2016,
[3] A Tutorial on Design Obfuscation: from Transistors to Systems
Pagliarini, Samuel
2021 IEEE 22ND LATIN AMERICAN TEST SYMPOSIUM (LATS2021), 2021,
[4] Design of the SRAM-based on reconfigurable circuits in PLD
Cao, Wei
Gao, Zhi-Qiang
Lai, Feng-Chang
Mao, Zhi-Gang
Dianzi Qijian/Journal of Electron Devices, 2004, 27 (02):
[5] Data Flow Obfuscation: A New Paradigm for Obfuscating Circuits
Zamiri Azar, Kimia
Kamali, Hadi Mardani
Roshanisefat, Shervin
Homayoun, Houman
Sotiriou, Christos P.
Sasan, Avesta
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (04) : 643 - 656
[6] Reconfigurable Complementary Logic Circuits with Ambipolar Organic Transistors
Yoo, Hocheon
Ghittorelli, Matteo
Smits, Edsger C. P.
Gelinck, Gerwin H.
Lee, Han-Koo
Torricelli, Fabrizio
Kim, Jae-Joon
SCIENTIFIC REPORTS, 2016, 6
[7] Reconfigurable Complementary Logic Circuits with Ambipolar Organic Transistors
Hocheon Yoo
Matteo Ghittorelli
Edsger C. P. Smits
Gerwin H. Gelinck
Han-Koo Lee
Fabrizio Torricelli
Jae-Joon Kim
Scientific Reports, 6
[8] Design Techniques for Passive Planar Reconfigurable RF Circuits: Reconfigurable RF Circuits
Zaidi, Aijaz M.
Kanaujia, Binod K.
Kishor, Jugul
Singhwal, Sumer Singh
Kaim, Vikrant
Kumar, Amit
Rambabu, Karumudi
Rengarajan, Sembiam R.
IEEE MICROWAVE MAGAZINE, 2024, 25 (09) : 29 - 42
[9] Design and implementation of control circuits based on dynamically reconfigurable FPGA
Sklyarov, Valery
de Brito Ferrari, Antonio
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 1 : 527 - 530
[10] Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors
Rai, Shubham
Trommer, Jens
Raitza, Michael
Mikolajick, Thomas
Weber, Walter M.
Kumar, Akash
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (03) : 560 - 572

← 1 2 3 4 5 →