A Multi-Processor Implementation for Networked Control Systems

被引：0
|
作者：
Maass, Alejandro I. [1 ]
Wang, Wei
Nesic, Dragan [1 ]
Tan, Ying [1 ]
Postoyan, Romain [2 ]
机构：
[1] Univ Melbourne, Sch Elect Mech & Infrastruct Engn, Parkville, Vic 3010, Australia
[2] Univ Lorraine, CNRS, CRAN, F-54000 Nancy, France
来源：
IEEE CONTROL SYSTEMS LETTERS | 2023年 / 7卷
基金：
澳大利亚研究理事会;
关键词：
Program processors; Stability analysis; Computational modeling; Industrial Internet of Things; Task analysis; Parallel processing; Linear systems; Multiple processors; networked control systems; hybrid systems; averaging; COMMUNICATION CONSTRAINTS; TRANSMISSION INTERVALS;
D O I：
10.1109/LCSYS.2023.3273499
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
We study nonlinear networked control systems (NCS), where the controller is implemented over multiple processors via an emulation-based approach. We start with a stable and centralised NCS commonly considered in the literature. Then, we show how to implement the centralised controller over multiple processors inspired by parallel computing techniques, so that stability is preserved (semi-globally and practically) under sufficiently fast computations. An example is given to illustrate the main results.
引用
收藏
页码：1524 / 1529
页数：6
相关论文
共 50 条
  • [21] Multi-Processor Memory Scoreboard: A multi-processor memory ordering and data consistency checker
    Saravu, Prasad Krishna
    2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), 2016, : 7 - 14
  • [22] A MULTI-PROCESSOR, MULTI-TASK CONTROL STRUCTURE FOR THE CERN SPS
    SALTMARSH, C
    LECTURE NOTES IN PHYSICS, 1984, 215 : 509 - 517
  • [23] A consideration of processor utilization on multi-processor system
    Kashiwagi, Koichi
    Higami, Yoshinobu
    Kobayashi, Shin-Ya
    ADVANCES IN INFORMATION PROCESSING AND PROTECTION, 2007, : 383 - 390
  • [24] Shared multi-processor scheduling
    Dereniowski, Dariusz
    Kubiak, Wieslaw
    EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2017, 261 (02) : 503 - 514
  • [25] Multi-Processor Debug in SoC and Processor designs
    Penner, Bill
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [26] Optimization and Implementation of Speech codec based on Symmetric Multi-Processor Platform
    Kun, Ouyang
    Qing, Ouyang
    Li Zhitang
    Zhou Zhengda
    MINES 2009: FIRST INTERNATIONAL CONFERENCE ON MULTIMEDIA INFORMATION NETWORKING AND SECURITY, VOL 2, PROCEEDINGS, 2009, : 234 - 237
  • [27] Chip multi-processor generator
    Solomatnikov, Alex
    Firoozshahian, Amin
    Qadeer, Wajahat
    Shacham, Ofer
    Kelley, Kyle
    Asgar, Zain
    Wachs, Megan
    Hameed, Rehan
    Horowitz, Mark
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 262 - +
  • [28] Predictive Synchronization for DVFS-Enabled Multi-Processor Systems
    Buckler, Mark
    Burleson, Wayne
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 270 - 275
  • [29] Helper Thread Prefetching Control Framework on Chip Multi-processor
    Zhang, Jianxun
    Gu, Zhimin
    Huang, Yan
    Zheng, Ninghan
    Hu, Xiaohan
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2015, 43 (02) : 180 - 202
  • [30] Helper Thread Prefetching Control Framework on Chip Multi-processor
    Jianxun Zhang
    Zhimin Gu
    Yan Huang
    Ninghan Zheng
    Xiaohan Hu
    International Journal of Parallel Programming, 2015, 43 : 180 - 202
12345