LOCATOR: Low-power ORB accelerator for autonomous cars

被引:8
|
作者
Taranco, Raul [1 ]
Arnau, Jose-Maria [1 ]
Gonzalez, Antonio [1 ]
机构
[1] Univ Politecn Cataluna, Comp Architecture Dept, Barcelona, Spain
基金
欧盟地平线“2020”;
关键词
ORB; ORB-SLAM; Hardware accelerator;
D O I
10.1016/j.jpdc.2022.12.005
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Simultaneous Localization And Mapping (SLAM) is crucial for autonomous navigation. ORB-SLAM is a state-of-the-art Visual SLAM system based on cameras used for self-driving cars. In this paper, we propose a high-performance, energy-efficient, and functionally accurate hardware accelerator for ORB SLAM, focusing on its most time-consuming stage: Oriented FAST and Rotated BRIEF (ORB) feature extraction. The Rotated BRIEF (rBRIEF) descriptor generation is the main bottleneck in ORB computation, as it exhibits highly irregular access patterns to local on-chip memories causing a high-performance penalty due to bank conflicts. We introduce a technique to find an optimal static pattern to perform parallel accesses to banks based on a genetic algorithm. Furthermore, we propose the combination of an rBRIEF pixel duplication cache, selective ports replication, and pipelining to reduce latency without compromising cost. The accelerator achieves a reduction in energy consumption of 14597x and 9609x, with respect to high-end CPU and GPU platforms, respectively.(c) 2022 The Authors. Published by Elsevier Inc. This is an open access article under the CC BY license (http://creativecommons.org/licenses/by/4.0/).
引用
收藏
页码:32 / 45
页数:14
相关论文
共 50 条
  • [21] LHC: A Low-power Heterogeneous Computing Method on Neural Network Accelerator
    Liu, Fangxin
    Xie, Kunpeng
    Gong, Cheng
    Liu, Shusheng
    Lu, Ye
    Li, Tao
    2019 IEEE 25TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS), 2019, : 326 - 334
  • [22] Low-power cryptographic coprocessor for autonomous wireless sensor networks
    Olszyna, Jakub
    Winiecki, Wieslaw
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2013, 2013, 8903
  • [23] Low-power ASIC paves way to autonomous sensor nodes
    Yazicioglu, Refet Firat
    Parton, Els
    Electronic Products (Garden City, New York), 2010, 52 (08):
  • [24] Design of a Low-Power Cryptographic Accelerator Under Advanced Encryption Standard
    Wang, Peipei
    Guan, Wu
    Liang, Liping
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (17)
  • [25] Low-power Autonomous Adaptation System with Deep Reinforcement Learning
    Lee, Juhyoung
    Jo, Wooyoung
    Park, Seong-Wook
    Yoo, Hoi-Jun
    2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, 2022, : 300 - 303
  • [26] BRAIN: A Low-Power Deep Search Engine for Autonomous Robots
    Kim, Youchang
    Shin, Dongjoo
    Lee, Jinsu
    Yoo, Hoi-Jun
    IEEE MICRO, 2017, 37 (05) : 11 - 19
  • [27] A Low-Power Hierarchical CNN Hardware Accelerator for Bearing Fault Diagnosis
    Liang, Yu-Pei
    Hsu, Yao-Shun
    Chung, Ching-Che
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2024, 73
  • [28] Low-power response time accelerator with full resolution for LCD panel
    Kim, TC
    Kim, M
    Kim, C
    Chung, BY
    Kim, SW
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 319 - 327
  • [29] A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating
    Ishihara, Shota
    Hariyama, Masanori
    Kameyama, Michitaka
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (08) : 1394 - 1406
  • [30] Design and Implementation of a Low-power, Embedded CNN Accelerator on a Low-end FPGA
    Khabbazan, Bahareh
    Mirzakuchaki, Sattar
    2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2019, : 647 - 650