共 50 条
- [22] Data movement optimization for software-controlled on-chip memory EIGHTH WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, 2004, : 120 - 127
- [23] A preliminary study on data allocation of on-chip dual memory banks SIXTH ANNUAL WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, 2002, : 68 - 76
- [25] Gradient Compression Supercharged High-Performance Data Parallel DNN Training PROCEEDINGS OF THE 28TH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, SOSP 2021, 2021, : 359 - 375
- [26] Reducing access energy of on-chip data memory considering active data bitwidth ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 88 - 91
- [27] SPECIFICATION AND IMPLEMENTATION OF A DIGITAL HOPFIELD-TYPE ASSOCIATIVE MEMORY WITH ON-CHIP TRAINING IEEE TRANSACTIONS ON NEURAL NETWORKS, 1992, 3 (04): : 529 - 539
- [29] Resistive Processing Unit-based On-chip ANN Training with Digital Memory 2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 462 - 466
- [30] An Energy-Efficient Computing-in-Memory Neuromorphic System with On-Chip Training 2019 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS 2019), 2019,