Adaptive Digital Compensation of Analog Impairments in Frequency Interleaved ADC for Next-Generation High-Speed Communication Receivers

被引:0
|
作者
Passetti, Leandro [1 ]
Morero, Damian A. [2 ]
Reyes, Benjamin T. [1 ]
Hueda, Mario R. [2 ]
机构
[1] Fdn Fulgor, RA-5000 Cordoba, Argentina
[2] Univ Nacl Cordoba, Lab Comunicac Digitales, RA-5016 Cordoba, Argentina
关键词
Bandwidth; Signal processing algorithms; Calibration; Signal to noise ratio; Optical receivers; Equalizers; Optical filters; Background calibration; frequency interleaved ADCs; high-speed optical receiver; BLIND IDENTIFICATION; RESPONSE MISMATCHES; EQUALIZATION; TRANSCEIVER; DISPERSION; CONVERTER; DESIGN;
D O I
10.1109/ACCESS.2023.3330585
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an adaptive background compensation technique designed to address analog impairments in frequency-interleaved analog-to-digital converters. Frequency interleaving has been proposed as a solution to the bandwidth bottleneck of data converters in high-speed digital communication receivers, including those deployed in coherent optical transmission systems. The proposed technique combines an adaptive multiple-input multiple-output equalizer with the well-established backpropagation algorithm commonly utilized in machine learning. Unlike previous proposals, the new algorithm (i) compensates the linear impairments in the analog front-end of the receiver (e.g., mismatches of track-and-hold and trans-impedance amplifier frequency responses, time skews, quadrature imbalance in electrical carriers, etc.), and (ii) maximizes the signal-to-noise ratio at the decision point of the receiver without requiring estimation of the channel parameters. The proposed background compensation scheme is thoroughly investigated in a dual-polarization coherent optical receiver with 16-QAM operating at similar to 200 GBd (i.e., similar to 1.6 Tbps). Numerical results show the excellent performance and high robustness of the new background compensation algorithm. These features, combined with its low implementation complexity, will pave the way for the deployment of commercial transceivers with bandwidths of 100 GHz and beyond.
引用
收藏
页码:124855 / 124868
页数:14
相关论文
共 50 条
  • [31] Development of gate drive circuit for next-generation ultra high-speed switching devices
    Nagaoka University of Technology, 1603-1, Kamitoraioka, Nagaoka 940-2188, Japan
    IEEJ Trans. Ind Appl., 2009, 1 (46-52+6): : 46 - 52
  • [32] A next-generation high-speed data acquisition system for multichannel infrared and optical photometry
    Moon, DS
    Pirger, BE
    Eikenberry, SS
    PUBLICATIONS OF THE ASTRONOMICAL SOCIETY OF THE PACIFIC, 2001, 113 (783) : 646 - 651
  • [33] Development of SiC Applied Traction System for Next-Generation Shinkansen High-Speed Trains
    Sato, Kenji
    Kato, Hirokazu
    Fukushima, Takafumi
    IEEJ JOURNAL OF INDUSTRY APPLICATIONS, 2020, 9 (04) : 453 - 459
  • [34] High Frequency Devices for Next Generation High-Capacity and High Speed Communication Systems
    Journal of the Institute of Electrical Engineers of Japan, 2024, 144 (06): : 324 - 326
  • [35] Reducing the complexity of digital nonlinear compensation for high-speed coherent optical communication systems
    Guiomar, Fernando P.
    Amado, Sofia B.
    Pinto, Armando N.
    SECOND INTERNATIONAL CONFERENCE ON APPLICATIONS OF OPTICS AND PHOTONICS, 2014, 9286
  • [36] Method to increase the working frequency of digital carrier synchronization module for high-speed digital coherent optical receivers
    Li, Jiamin
    Yang, Jian
    Cui, Sheng
    Xia, Wenjuan
    Luo, Zhixiang
    Ke, Changjian
    OPTICAL ENGINEERING, 2017, 56 (08)
  • [37] Design and Experiment of Frequency Offset Estimation and Compensation in High-speed Underwater Acoustic Communication
    Bi, Yunqiang
    He, Zhiqiang
    Jiang, Weipeng
    Niu, Kai
    Rong, Yue
    2015 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS & SIGNAL PROCESSING (WCSP), 2015,
  • [38] SEU Characterization of High-speed Analog-to-digital Converter Based on Beat Frequency
    Peng H.
    Li Z.
    Zheng H.
    Yu C.
    Yuanzineng Kexue Jishu/Atomic Energy Science and Technology, 2020, 54 (05): : 857 - 862
  • [39] A multi-phase clock design for super high-speed time interleaved analog-to-digital converter
    Gao, Yu-Han
    Wang, Yong-Lu
    Zhang, Zheng-Ping
    2012 INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2012,
  • [40] Hafnium-based FeRAM for Next-generation High-speed and High-Density Embedded Memory
    Chang, Sou-Chi
    Avci, Uygar E.
    2022 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2022,