Negative Bias Temperature Instability in Top-Gated Carbon Nanotube Thin Film Transistors With Y2O3 Gate Dielectric

被引:5
|
作者
Wang, Yuwei [1 ]
Wang, Sha [2 ]
Ye, Huaidong [3 ]
Zhang, Wenhao [2 ]
Xiang, Li [2 ]
机构
[1] Hunan Univ, Coll Elect & Informat Engn, Changsha 410082, Peoples R China
[2] Hunan Univ, Coll Mat Sci & Engn, Changsha 410082, Peoples R China
[3] Xiangtan Univ, Hunan Inst Adv Sensing & Informat Technol, Xiangtan 411102, Peoples R China
基金
中国国家自然科学基金;
关键词
Carbon nanotubes; reliability; negative gate temperature instability; thin film transistors; interface traps; PERFORMANCE; HYSTERESIS;
D O I
10.1109/TDMR.2023.3322157
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The negative bias temperature instability (NBTI) of the top-gated p-type carbon nanotube (CNT) thin film transistors (TFTs) with yttrium oxide (Y2O3 ) dielectric is investigated under different gate bias, stress and relaxation time for the first time. Positive and fast reversible threshold voltage shift along with significant degradation of subthreshold and trans-conductance are observed. The effects of ambient condition are basically excluded by experimental results, and the NBTI in these CNT devices is believed to be primarily due to the generation of considerable interface traps and border traps near dielectric/CNT interface, highlighting the importance of the interface optimization for CNT TFTs in the future. The hysteresis characteristics during stress and recovery are discussed as well, to further explore the stress-induced-traps properties. All these results may provide a reference for the future study on the gate oxide reliability of CNT TFTs with Y2O3 dielectric.
引用
收藏
页码:571 / 576
页数:6
相关论文
共 50 条
  • [31] Low-Temperature Physical Adsorption for the Nucleation of Sub-10 nm Al2O3 Gate Stack on Top-Gated WS2 Transistors
    Lin, Yu-Shu
    Hoo, Ju-Yu
    Chung, Tsai-Fu
    Yang, Jer-Ren
    Chen, Miin-Jang
    ACS APPLIED ELECTRONIC MATERIALS, 2020, 2 (05) : 1289 - 1294
  • [32] MECHANISM OF NEGATIVE-BIAS TEMPERATURE INSTABILITY IN POLYCRYSTALLINE-SILICON THIN-FILM TRANSISTORS
    MAEDA, S
    MAEGAWA, S
    IPPOSHI, T
    NISHIMURA, H
    ICHIKI, T
    MITSUHASHI, J
    ASHIDA, M
    MURAGISHI, T
    INOUE, Y
    NISHIMURA, T
    JOURNAL OF APPLIED PHYSICS, 1994, 76 (12) : 8160 - 8166
  • [33] Impact of Sn/Zn ratio on the gate bias and temperature-induced instability of Zn-In-Sn-O thin film transistors
    Ryu, Min Ki
    Yang, Shinhyuk
    Park, Sang-Hee Ko
    Hwang, Chi-Sun
    Jeong, Jae Kyeong
    APPLIED PHYSICS LETTERS, 2009, 95 (17)
  • [34] Negative Bias Temperature Instability for P-channel of LTPS Thin Film Transistors with Fluorine Implantation
    Kao, Chyuan-Haur
    Sung, W. H.
    AMORPHOUS AND POLYCRYSTALLINE THIN-FILM SILICON SCIENCE AND TECHNOLOGY-2008, 2008, 1066 : 367 - 372
  • [35] Printed, short-channel, top-gate carbon nanotube thin-film transistors on flexible plastic film
    Maeda, Michihiko
    Hirotani, Jun
    Matsui, Ryotaro
    Higuchi, Kentaro
    Kishimoto, Shigeru
    Tomura, Takuya
    Takesue, Masafumi
    Hata, Katsuhiko
    Ohno, Yutaka
    APPLIED PHYSICS EXPRESS, 2015, 8 (04)
  • [36] Impacts of O2 Plasma on Negative Gate Bias Stress Instability of Tunnel Thin-Film Transistor
    Ma, William Cheng-Yu
    Chen, Po-Jen
    Chang, Yan-Shiuan
    Jhu, Jhe-Wei
    Chang, Ting-Hsuan
    IEEE TRANSACTIONS ON PLASMA SCIENCE, 2021, 49 (01) : 15 - 20
  • [37] The Effect of Density-of-State on the Temperature and Gate Bias-Induced Instability of InGaZnO Thin Film Transistors
    Ji, Kwang Hwan
    Kim, Ji-In
    Jung, Hong Yoon
    Park, Se Yeob
    Mo, Yeon-Gon
    Jeong, Jong Han
    Kwon, Jang-Yeon
    Ryu, Myung-Kwan
    Lee, Sang Yoon
    Choi, Rino
    Jeong, Jae Kyeong
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2010, 157 (11) : H983 - H986
  • [38] Instability of threshold voltage under constant bias stress in pentacene thin film transistors employing polyvinylphenol gate dielectric
    Kim, Tae Ho
    Han, Chang Gi
    Song, Chung Kun
    THIN SOLID FILMS, 2008, 516 (06) : 1232 - 1236
  • [39] Designing hybrid gate dielectric for fully printing high-performance carbon nanotube thin film transistors
    Li, Qian
    Li, Shilong
    Yang, Dehua
    Su, Wei
    Wang, Yanchun
    Zhou, Weiya
    Liu, Huaping
    Xie, Sishen
    NANOTECHNOLOGY, 2017, 28 (43)
  • [40] Self-aligned top-gate InGaZnO thin film transistors using SiO2/Al2O3 stack gate dielectric
    Chen, Rongsheng
    Zhou, Wei
    Zhang, Meng
    Wong, Man
    Kwok, Hoi Sing
    THIN SOLID FILMS, 2013, 548 : 572 - 575