An Efficient Deep-Learning-Based Super-Resolution Accelerating SoC With Heterogeneous Accelerating and Hierarchical Cache

被引:6
|
作者
Li, Zhiyong [1 ]
Kim, Sangjin [1 ]
Im, Dongseok [1 ]
Han, Donghyeon [1 ]
Yoo, Hoi-Jun [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea
关键词
Convolutional neural networks; System-on-chip; Image reconstruction; Hardware; Superresolution; Optimization; Feature extraction; Convolutional neural network (CNN); depth-first layer fusion; heterogeneous caching; heterogeneous processing; hierarchical cache; hybrid-precision; super-resolution (SR); system-on-chip (SoC); IMAGE SUPERRESOLUTION;
D O I
10.1109/JSSC.2022.3224964
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article presents an energy-efficient accelerating system-on-chip (SoC) for super-resolution (SR) image reconstruc-tion on a mobile platform. With the rise of contactless commu-nication and streaming services, the need for SR is growing. As one of the most basic low-level image processing algorithms, SR can reconstruct high-quality images from low-quality images which are noisy, compressed, or with damaged pixels. However, a massive amount of computation and considerable precision of pixel data pose challenges for acceleration in a resource and bandwidth constrained platform. SR has high energy consump-tion and long latency. While previous neural processing units (NPUs) reduced the precision to increase the efficiency and accelerate convolutional neural network (CNN) computation, few of them concentrated on both the output image quality and the performance of the entire system. The proposed SR SoC restores the high-quality image using a precision-optimized SR algorithm on an energy-efficient accelerating architecture and cache subsystem. It contributes three algorithm-hardware co-optimized features: 1) heterogeneous accelerating architecture (HAA) with only 8-bit floating-point (FP)-and-fixed-point (FXP) hybrid-precision for SR task; 2) tile-based hierarchical cache (THC) subsystem for the low energy and small footprint cost layer fusion; and 3) heterogeneous L1 data lifetime-aware optimized cache (DLOC) for the energy-efficient on-chip memory access. The prototype of SR SoC is fabricated in 65-nm technology and occupies a 10.0-mm2 die area. The proposed SR SoC can maintain the high reconstruction quality while consuming only 19% of the energy of an FXP16 system with homogeneous NPU. As a result, the SR SoC presents 2.6x higher energy efficiency than the previous SR targeting NPU and achieves 107-frame-per-second (fps) framerates running 4x SR image generation to full high definition (FHD) scale at only 0.92-mJ/frame energy
引用
收藏
页码:614 / 623
页数:10
相关论文
共 50 条
  • [41] Deep Learning-based Face Super-resolution: A Survey
    Jiang, Junjun
    Wang, Chenyang
    Liu, Xianming
    Ma, Jiayi
    ACM COMPUTING SURVEYS, 2023, 55 (01)
  • [42] Deep Learning Based Approach Implemented to Image Super-Resolution
    Thuong Le-Tien
    Tuan Nguyen-Thanh
    Hanh-Phan Xuan
    Giang Nguyen-Truong
    Vinh Ta-Quoc
    JOURNAL OF ADVANCES IN INFORMATION TECHNOLOGY, 2020, 11 (04) : 209 - 216
  • [43] A brief survey on deep learning based image super-resolution
    Zhu X.
    Li S.
    Wang L.
    High Technology Letters, 2021, 27 (03) : 294 - 302
  • [44] Deep Learning Based Single Image Super-resolution: A Survey
    Viet Khanh Ha
    Ren, Jin-Chang
    Xu, Xin-Ying
    Zhao, Sophia
    Xie, Gang
    Masero, Valentin
    Hussain, Amir
    INTERNATIONAL JOURNAL OF AUTOMATION AND COMPUTING, 2019, 16 (04) : 413 - 426
  • [45] Deep Learning Based Single Image Super-Resolution: A Survey
    Khanh Ha, Viet
    Ren, Jinchang
    Xu, Xinying
    Zhao, Sophia
    Xie, Gang
    Masero Vargas, Valentin
    ADVANCES IN BRAIN INSPIRED COGNITIVE SYSTEMS, BICS 2018, 2018, 10989 : 106 - 119
  • [46] Deep Learning Based Single Image Super-resolution:A Survey
    Viet Khanh Ha
    Jin-Chang Ren
    Xin-Ying Xu
    Sophia Zhao
    Gang Xie
    Valentin Masero
    Amir Hussain
    International Journal of Automation and Computing, 2019, (04) : 413 - 426
  • [47] Chip Image Super-Resolution Reconstruction Based on Deep Learning
    Fan M.
    Chi Y.
    Zhang M.
    Li Y.
    Moshi Shibie yu Rengong Zhineng/Pattern Recognition and Artificial Intelligence, 2019, 32 (04): : 353 - 360
  • [48] Deep Learning based Super-Resolution for Improved Action Recognition
    Nasrollahi, K.
    Escalera, S.
    Rasti, P.
    Anbarjafari, G.
    Baro, X.
    Escalante, H. J.
    Moeslund, T. B.
    5TH INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, THEORY, TOOLS AND APPLICATIONS 2015, 2015, : 67 - 72
  • [49] Super-resolution reconstruction of propeller wake based on deep learning
    Li, Changming
    Liang, Bingchen
    Wan, Yingdi
    Yuan, Peng
    Zhang, Qin
    Liu, Yongkai
    Zhao, Ming
    PHYSICS OF FLUIDS, 2024, 36 (11)
  • [50] DEEP LEARNING BASED IMAGE SUPER-RESOLUTION WITH COUPLED BACKPROPAGATION
    Guo, Tiantong
    Mousavi, Hojjai S.
    Monga, Vishal
    2016 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), 2016, : 237 - 241