A Logarithmic Depth Quantum Carry-Lookahead Modulo (2n-1) Adder

被引:1
|
作者
Gaur, Bhaskar [1 ]
Munoz-Coreas, Edgard [2 ]
Thapliyal, Himanshu [1 ]
机构
[1] Univ Tennessee, Knoxville, TN 37996 USA
[2] Univ Tennessee, Denton, TX USA
关键词
quantum adders; modulo addition; noise; carry-lookahead;
D O I
10.1145/3583781.3590205
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
(Q)uantum Computing is making significant advancements toward creating machines capable of implementing quantum algorithms in various fields, such as quantum cryptography, quantum image processing, and optimization. The development of quantum arithmetic circuits for modulo addition is vital for implementing these quantum algorithms. While it is ideal to use quantum circuits based on fault-tolerant gates to overcome noise and decoherence errors, the current Noisy Intermediate Scale Quantum (NISQ) era quantum computers cannot handle the additional computational cost associated with fault-tolerant designs. Our research aims to minimize circuit depth, which can reduce noise and facilitate the implementation of quantum modulo addition circuits on NISQ machines. This work presents quantum carry-lookahead modulo (2n - 1) adder (QCLMA), which is designed to receive two n-bit numbers and perform their addition with an O(log n) depth. Compared to existing work of O(n) depth, our proposed QCLMA reduces the depth and helps increase the noise fidelity. In order to increase error resilience, we also focus on creating a tree structure based Carry path, unlike the chain based Carry path of the currentwork. We run experiments on Quantum Computer IBM Cairo to evaluate the performance of the proposed QCLMA against the existing work and define Quantum State Fidelity Ratio (QSFR) to quantify the closeness of the correct output to the top output. When compared against existing work, the proposed QCLMA achieves a 47.21% increase in QSFR for 4-qubit modulo addition showcasing its superior noise fidelity.
引用
收藏
页码:125 / 130
页数:6
相关论文
共 50 条
  • [21] Recurrent neural network from adder's perspective: Carry-lookahead RNN
    Jiang, Haowei
    Qin, Feiwei
    Cao, Jin
    Peng, Yong
    Shao, Yanli
    NEURAL NETWORKS, 2021, 144 : 297 - 306
  • [22] Area Efficient Diminished 2n-1 Modulo Adder using Parallel Prefix Adder
    Patel, Beerendra K.
    Kanungo, Jitendra
    JOURNAL OF ENGINEERING RESEARCH, 2022, 10 : 8 - 18
  • [23] Mach-Zehnder Interferometer based All Optical Reversible Carry-Lookahead Adder
    Dutta, Pratik
    Bandyopadhyay, Chandan
    Giri, Chandan
    Rahaman, Hafizur
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 413 - 418
  • [24] Efficient Construction of a Control Modular Adder on a Carry-Lookahead Adder Using Relative-Phase Toffoli Gates
    Oonishi K.
    Tanaka T.
    Uno S.
    Satoh T.
    Van Meter R.
    Kunihiro N.
    IEEE Transactions on Quantum Engineering, 2022, 3
  • [25] A 1.2V 500MHz 32-bit carry-lookahead adder
    Cheng, KH
    Lee, WS
    Huang, YC
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 765 - 768
  • [26] Application of logical effort on delay analysis of 64-bit static carry-lookahead adder
    Dao, HQ
    Oklobdzija, VG
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1322 - 1324
  • [27] N-digits Ternary Carry Lookahead Adder Design
    Soliman, Nancy S.
    Fouda, Mohammed E.
    Said, Lobna A.
    Madian, Ahmed H.
    Radwan, Ahmed G.
    31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IEEE ICM 2019), 2019, : 142 - 145
  • [28] Quantum circuit designs of carry lookahead adder optimized for T-count T-depth and qubits
    Thapliyal, Himanshu
    Munnoz-Coreas, Edgard
    Khalus, Vladislav
    SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2021, 29
  • [29] CL-CPA: A hybrid carry-lookahead/carry-propagate adder for low-power or high-performance operation mode
    Bahadori, Milad
    Kamal, Mehdi
    Afzali-Kusha, Ali
    Afsharnezhad, Yasmin
    Salehi, Elham Zahraie
    INTEGRATION-THE VLSI JOURNAL, 2017, 57 : 62 - 68
  • [30] EFFICIENT ARCHITECTURES FOR MODULO 2n-1 SQUARERS
    Spyrou, A.
    Bakalis, D.
    Vergos, H. T.
    2009 16TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, VOLS 1 AND 2, 2009, : 687 - +