A Fault Injection Framework for AI Hardware Accelerators

被引:2
|
作者
Pappalardo, Salvatore [1 ]
Ruospo, Annachiara [2 ]
O'Connor, Ian [1 ]
Deveautour, Bastien [1 ]
Sanchez, Ernesto [2 ]
Bosio, Alberto [1 ]
机构
[1] Univ Lyon, CNRS, ECL, INSA Lyon,UCBL,CPE Lyon,INL,UMR5270, F-69130 Ecully, France
[2] Politecn Torino, Dip Automat Informat, Turin, Italy
关键词
DNN Hardware accelerators; Fault Injection; Reliability;
D O I
10.1109/LATS58125.2023.10154505
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Deep Neural Networks (DNNs) have proven to give very good results for many complex tasks and applications, such as object recognition in images/videos and natural language processing. Some relevant applications of DNNs are defined by real-time safety-critical systems, which typically require the adoption of DNN accelerators that are usually implemented as systolic arrays. Assessing their reliability is not trivial and may depend on several factors such as the size of the array and the data precision. In this paper, we present a cross-layer framework for systolic array DNN accelerators described at RTL level allowing to inject faults at channel granularity for convolutional layers. The basic idea is to simulate the execution of the Channel Under Test (ChUT) at RTL level. Faulty outputs collected from the RTL simulation are then used at software level to complete the execution of the DNN and thus determine the impact of the injected faults at application level. Interestingly, the software execution is more than 100 times faster than the corresponding hardware simulation.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] F-CAD: A Framework to Explore Hardware Accelerators for Codec Avatar Decoding
    Zhang, Xiaofan
    Wang, Dawei
    Chuang, Pierce
    Ma, Shugao
    Chen, Deming
    Li, Yuecheng
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 763 - 768
  • [42] Design Framework for ReRAM-Based DNN Accelerators with Accuracy and Hardware Evaluation
    Kao, Hsu-Yu
    Huang, Shih-Hsu
    Cheng, Wei-Kai
    ELECTRONICS, 2022, 11 (13)
  • [43] Exploring Fault-Energy Trade-offs in Approximate DNN Hardware Accelerators
    Siddique, Ayesha
    Basu, Kanad
    Hoque, Khaza Anuarul
    PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 343 - 348
  • [44] Exploring Design Trade-offs in Fault-Tolerant Behavioral Hardware Accelerators
    Zhu, Zhiqi
    Taher, Farah Naz
    Schafer, Benjamin Carrion
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 291 - 294
  • [45] Protecting RSA Hardware Accelerators against Differential Fault Analysis through Residue Checking
    Lasheras, Ana
    Canal, Ramon
    Rodriguez, Eva
    Cassano, Luca
    2019 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2019,
  • [46] Java']Java Fault Emulation and a Preliminary Fault Injection Framework
    Zheng, Qiuhong
    ADVANCES IN ELECTRONIC COMMERCE, WEB APPLICATION AND COMMUNICATION, VOL 2, 2012, 149 : 233 - 240
  • [47] UniGuard: A Unified Hardware-oriented Threat Detector for FPGA-based AI Accelerators
    Yan, Xiaobei
    Qiu, Han
    Zhang, Tianwei
    2024 34TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL 2024, 2024, : 164 - 170
  • [48] Hardware Accelerators for AI-based Video Enhancement and Optimization in Video ASICs for Data Center
    Lee, Ungwon
    Kim, Jungtae
    Kim, Sijung
    Kim, Dong-gyu
    Jeon, Minyong
    APPLICATIONS OF DIGITAL IMAGE PROCESSING XLVII, 2024, 13137
  • [49] New Probe Design for Hardware Characterization by ElectroMagnetic Fault Injection
    Gaine, Clement
    Nikolovski, Jean-Pierre
    Aboulkassimi, Driss
    Dutertre, Jean-Max
    2022 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE 2022), 2022, : 299 - 304
  • [50] Hardware-in-the-Loop Fault Injection for Traction Control System
    Yang, Xiaoyue
    Yang, Chunhua
    Peng, Tao
    Chen, Zhiwen
    Liu, Bo
    Gui, Weihua
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2018, 6 (02) : 696 - 706