共 50 条
- [21] ILP-Based Communication Reduction for Heterogeneous 3D Network-on-Chips PROCEEDINGS OF THE 2013 21ST EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2013, : 514 - 518
- [23] Q-Learning-based Routing Algorithm for 3D Network-on-Chips 2021 24TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2021, : 33 - 36
- [24] Deadlock-Free Routing Algorithm of 2D-Torus Network-on-Chip Based on FPGA Dongbei Daxue Xuebao/Journal of Northeastern University, 2021, 42 (01): : 1 - 6
- [27] A Fault-tolerant Routing Method for 2D-mesh Network-on-Chips Based on Components of a Router 2016 IEEE 5TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS, 2016,
- [28] An efficient deadlock-free tree-based routing algorithm for irregular wormhole-routed networks based on the turn model 2004 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS, 2004, : 343 - 352
- [29] A Fault-Tolerant Routing Method for 2D-Mesh Network-on-Chips Based on the Passage of Fault Blocks 2018 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN (ICCE-TW), 2018,