A Deadlock-Free and Adaptive Prime Perspective Turn Model for 3D-Mesh Based Network-on-Chips

被引:0
|
作者
Sharma, Pradeep Kumar [1 ]
Mitra, Pinaki [1 ]
Biswas, Santosh [1 ,2 ]
机构
[1] Indian Inst Technol IIT Guwahati, Gauhati, Assam, India
[2] Indian Inst Technol IIT, Bhilai, India
关键词
Network-on-Chip (NoC); PTM; Turn model; Mesh topology; Deadlock-freedom; AWARE ROUTING ALGORITHM; PRESSURE;
D O I
10.1007/978-3-031-28180-8_24
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
With the tremendous demands for core-based digital systems, routing algorithms play a key role in improving metrics like performance parameters (delay, throughput) and cost effectiveness of network-on-chips (NoCs). A 3D-mesh-based NoC essentially stacks many layers of 2D-meshes integration to achieve greater performance, a high integration density, shorter interconnects, and lower power consumption. We propose a 3D-mesh routing model that is adaptive, deadlock-free, and that forbids certain turns depending on the prime number of stacks up layer as well as vertical and horizontal directions without virtual channels. The proposed routing model extends the two dimension repeating turn model (RTM-2D) into 3D-mesh by applying certain additional rules based on prime perspective, and it balances the degree of adaptiveness accordingly as prime perspective plane. According to the simulation results, our routing method outperforms in terms of performance metrics to the six typical routing systems in the uniform, transpose, and hotspot cases.
引用
收藏
页码:362 / 375
页数:14
相关论文
共 50 条
  • [21] ILP-Based Communication Reduction for Heterogeneous 3D Network-on-Chips
    Akturk, Ismail
    Ozturk, Ozcan
    PROCEEDINGS OF THE 2013 21ST EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2013, : 514 - 518
  • [22] Designs of 3D Mesh and Torus Optical Network-on-Chips:Topology,Optical Router and Routing Module
    Lei Guo
    Weigang Hou
    Pengxing Guo
    中国通信, 2017, 14 (05) : 17 - 29
  • [23] Q-Learning-based Routing Algorithm for 3D Network-on-Chips
    Bolucu, Nurettin
    Tosun, Suleyman
    2021 24TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2021, : 33 - 36
  • [24] Deadlock-Free Routing Algorithm of 2D-Torus Network-on-Chip Based on FPGA
    Li Z.-N.
    Li J.-J.
    Wang J.
    Yang D.
    Dongbei Daxue Xuebao/Journal of Northeastern University, 2021, 42 (01): : 1 - 6
  • [25] Designs of 3D Mesh and Torus Optical Network-on-Chips: Topology, Optical Router and Routing Module
    Guo, Lei
    Hou, Weigang
    Guo, Pengxing
    CHINA COMMUNICATIONS, 2017, 14 (05) : 17 - 29
  • [26] Practical Deadlock-Free Fault-Tolerant Routing in Meshes Based on the Planar Network Fault Model
    Xiang, Dong
    Zhang, Yueli
    Pan, Yi
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (05) : 620 - 633
  • [27] A Fault-tolerant Routing Method for 2D-mesh Network-on-Chips Based on Components of a Router
    Jojima, Yoshiki
    Fukushi, Masaru
    2016 IEEE 5TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS, 2016,
  • [28] An efficient deadlock-free tree-based routing algorithm for irregular wormhole-routed networks based on the turn model
    Sun, YM
    Yang, CH
    Chung, YC
    Huang, TY
    2004 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS, 2004, : 343 - 352
  • [29] A Fault-Tolerant Routing Method for 2D-Mesh Network-on-Chips Based on the Passage of Fault Blocks
    Kurokawa, Yota
    Fukushi, Masaru
    2018 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN (ICCE-TW), 2018,
  • [30] Planar adaptive network-on-chip supporting deadlock-free and efficient tree-based multicast routing method
    Samman, Faizal Arya
    Hollstein, Thomas
    Glesner, Manfred
    MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (06) : 449 - 461