共 50 条
- [33] Variable Bit-Precision Vector Extension for RISC-V Based Processors 2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 114 - 121
- [34] Implementation and Extension of Bit Manipulation Instruction on RISC-V Architecture using FPGA 2020 IEEE 9TH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2020), 2020, : 167 - 172
- [36] Banshee: A Fast LLVM-Based RISC-V Binary Translator 2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
- [37] Evaluating the CCSDS 123 Compressor Running on RISC-V and ARM Architectures 2020 X BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2020,
- [38] GoblinCore-64: A RISC-V Based Architecture for Data Intensive Computing 2018 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2018,
- [39] ARE IEEE 754 32-BIT AND 64-BIT BINARY FLOATING-POINT ACCURATE ENOUGH? MAKARA JOURNAL OF TECHNOLOGY, 2011, 15 (01): : 68 - 74
- [40] A Flexible Debugger for a RISC-V Based 32-bit System-on-Chip 2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,