Automated Code Generation for DES Controllers Modeled as Finite State Machines

被引:0
|
作者
Possato, Tiago [1 ,2 ]
Valentini, Joao H. [1 ]
Southier, Luiz F. P. [1 ]
Teixeira, Marcelo [1 ]
机构
[1] UTFPR, Fed Univ Technol Parana, Pato Branco, Brazil
[2] IFC, Catarinense Fed Inst, Videira, Brazil
关键词
Formal modeling; Model conversion; Code generation; SUPERVISORY CONTROL; IMPLEMENTATION;
D O I
10.1007/978-3-031-49342-3_7
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Finite State Machines (FSMs) are the foundation to design Discrete Event Systems (DESs). A FSM that designs a DES model can be further processed using Supervisory Control Theory (SCT) to synthesize correct-by-construction software. When applied to industrial-scale DESs, FSMs face limitations in the design, synthesis, and implementation steps. Supremica is a straightforward tool that facilitates design and synthesis but does not reach the implementation phase. This requires additional tools to convert FSM models into code. This paper presents the tool DEScMaker, which receives as input an FSM model outputting from Supremica and converts it into implementable C code. Our approach complements Supremica with code generation and allows taking advantage of its intuitive interface, useful simulator, and safe algorithms while automating a task that, in practice, consists of complex manual programming. An example illustrates the tool and quantifies its advantages.
引用
收藏
页码:113 / 130
页数:18
相关论文
共 50 条
  • [41] Automated and Parallel Code Generation for Finite-Differencing Stencils with Arbitrary Data Types
    Hawick, K. A.
    Playne, D. P.
    ICCS 2010 - INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, PROCEEDINGS, 2010, 1 (01): : 1789 - 1797
  • [42] Automated Attack Synthesis by Extracting Finite State Machines from Protocol Specification Documents
    Pacheco, Maria Leonor
    von Hippel, Max
    Weintraub, Ben
    Goldwasser, Dan
    Nita-Rotaru, Cristina
    43RD IEEE SYMPOSIUM ON SECURITY AND PRIVACY (SP 2022), 2022, : 51 - 68
  • [43] Finite Virtual State Machines
    Senhadji-Navarro, Raouf
    Garcia-Vargas, Ignacio
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (10): : 2544 - 2547
  • [44] Automated formal verification of scheduling process using finite state machines with datapath (FSMD)
    Kim, Y
    Kopuri, S
    Mansouri, N
    ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 110 - 115
  • [45] FINITE STATE MACHINES FOR XMODEM
    SMITH, DW
    DR DOBBS JOURNAL, 1989, 14 (10): : 45 - &
  • [46] Learning Finite State Machines
    de la Higuera, Colin
    FINITE-STATE METHODS AND NATURAL LANGUAGE PROCESSING, 2010, 6062 : 1 - 10
  • [47] Three Generalizations to a Generic Integrated Test Generation Method for Finite State Machines
    Kapus-Kolar, Monika
    COMPUTER JOURNAL, 2009, 52 (06): : 599 - 625
  • [48] Prioritized Variable-length Test Cases Generation for Finite State Machines
    Rechtberger, Vaclav
    Bures, Miroslav
    Ahmed, Bestoun S.
    Belkhier, Youcef
    Nema, Jiri
    Schvach, Hynek
    2022 IEEE 15TH INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION WORKSHOPS (ICSTW 2022), 2022, : 11 - 20
  • [49] Multi-level test generation and fault diagnosis for finite state machines
    Ubar, R.
    Brik, M.
    Lecture Notes in Computer Science, 1150
  • [50] Testing as collecting of evidence: An integrated approach to test generation for finite state machines
    Kapus-Kolar, Monika
    COMPUTER JOURNAL, 2007, 50 (03): : 315 - 331