2-Terminal, High Density, and Magnetic Field Free SOT-MRAM

被引：1
|
作者：
Hwang, William [1 ]
Xue, Fen [1 ]
Tsai, Wilman [2 ]
Wang, Shan X. [1 ,2 ]
机构：
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
[2] Stanford Univ, Dept Mat Sci & Engn, Stanford, CA 94305 USA
来源：
2023 IEEE 34TH MAGNETIC RECORDING CONFERENCE, TMRC | 2023年
关键词：
Field-free; high-density; magnetoresistive random access memory; MRAM; spin-orbit torque; TORQUE;
D O I：
10.1109/TMRC59626.2023.10264011
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The preponderance of artificial intelligence (AI) in modern society has enabled a wide range of transformative new applications in areas ranging from natural language processing to wearable health monitoring. Enhancing the performance of the memory subsystem is a key to improving the overall energy-efficiency of tomorrow's computing systems. Here we discuss a two-terminal spin-orbit torque magnetoresistive random access memory (SOT-MRAM) device which leverages a combination of spin-orbit torque (SOT) and spin-transfer torque (STT), as well as unconventional spin-orbit torque to achieve ultrahigh speed, high density and energy efficiency.
引用
收藏
页数：2
相关论文
共 50 条
  • [31] CMOS Compatible Process Integration of SOT-MRAM with Heavy-Metal Bi-Layer Bottom Electrode and 10ns Field-Free SOT Switching with STT Assist
    Sato, Noriyuki
    Allen, Gary A.
    Benson, William P.
    Buford, Benjamin
    Chakraborty, Atreyee
    Christenson, Michael
    Gosavi, Tanay A.
    Heil, Philip E.
    Kabirl, Nafees A.
    Kristl, Brian J.
    O'Brien, Kevin P.
    Oguz, Kaan
    Patil, Rohan R.
    Pellegren, James
    Smith, Angeline K.
    Walker, Emily S.
    Hentges, Patrick J.
    Metz, Matthew, V
    Seth, Mansi
    Turkot, Bob
    Wiegand, Christopher J.
    Yoo, Hui Jae
    Young, Ian A.
    2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
  • [32] First demonstration of field-free SOT-MRAM with 0.35 ns write speed and 70 thermal stability under 400°C thermal tolerance by canted SOT structure and its advanced patterning/SOT channel technology
    Honjo, H.
    Nguyen, T. V. A.
    Watanabe, T.
    Nasuno, T.
    Zhang, C.
    Tanigawa, T.
    Miura, S.
    Inoue, H.
    Niwa, M.
    Yoshiduka, T.
    Noguchi, Y.
    Yasuhira, M.
    Tamakoshi, A.
    Natsui, M.
    Ma, Y.
    Koike, H.
    Takahashi, Y.
    Furuya, K.
    Shen, H.
    Fukami, S.
    Sato, H.
    Ikeda, S.
    Hanyu, T.
    Ohno, H.
    Endoh, T.
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [33] System and Design Technology Co-Optimization of SOT-MRAM for High-Performance AI Accelerator Memory System
    Mishty, Kaniz
    Sadi, Mehdi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (04) : 1065 - 1078
  • [34] Reconfigurable Bit-Serial Operation Using Toggle SOT-MRAM for High-Performance Computing in Memory Architecture
    Wang, Jinkai
    Bai, Yining
    Wang, Hongyu
    Hao, Zuolei
    Wang, Guanda
    Zhang, Kun
    Zhang, Youguang
    Lv, Weifeng
    Zhang, Yue
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (11) : 4535 - 4545
  • [35] Layout Aware Optimization Methodology for SOT-MRAM Based on Technically Feasible Top-Pinned Magnetic Tunnel Junction Process
    Wang, Chao
    Wang, Zhaohao
    Zhang, Zhongkui
    Feng, Jiagao
    Zhang, Youguang
    Zhao, Weisheng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (05) : 1463 - 1476
  • [36] Area Efficient High Through-put Dual Heavy Metal Multi-Level Cell SOT-MRAM
    Ali, Karim
    Li, Fei
    Lua, S. Y. H.
    Heng, Chun-Huat
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2020, 19 : 613 - 619
  • [37] Ultra-Fast and High-Reliability SOT-MRAM: From Cache Replacement to Normally-Off Computing
    Prenat, Guillaume
    Jabeur, Kotb
    Vanhauwaert, Pierre
    Di Pendina, Gregory
    Oboril, Fabian
    Bishnoi, Rajendra
    Ebrahimi, Mojtaba
    Lamard, Nathalie
    Boulle, Olivier
    Garello, Kevin
    Langer, Juergen
    Ocker, Berthold
    Cyrille, Marie-Claire
    Gambardella, Pietro
    Tahoori, Mehdi
    Gaudin, Gilles
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2016, 2 (01): : 49 - 60
  • [38] Dual-Port SOT-MRAM Achieving 90-MHz Read and 60-MHz Write Operations Under Field-Assistance-Free Condition
    Natsui, Masanori
    Tamakoshi, Akira
    Honjo, Hiroaki
    Watanabe, Toshinari
    Nasuno, Takashi
    Zhang, Chaoliang
    Tanigawa, Takaho
    Inoue, Hirofumi
    Niwa, Masaaki
    Yoshiduka, Toru
    Noguchi, Yasuo
    Yasuhira, Mitsuo
    Ma, Yitao
    Shen, Hui
    Fukami, Shunsuke
    Sato, Hideo
    Ikeda, Shoji
    Ohno, Hideo
    Endoh, Tetsuo
    Hanyu, Takahiro
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (04) : 1116 - 1128
  • [39] Field-Free 3T2SOT MRAM for Non-Volatile Cache Memories
    Wu, Bi
    Wang, Chao
    Wang, Zhaohao
    Wang, Ying
    Zhang, Deming
    Liu, Dijun
    Zhang, Youguang
    Hu, Xiaobo Sharon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4660 - 4669
  • [40] A Potential Enabler for High-Performance In-Memory Multi-Bit Arithmetic Schemes With Unipolar Switching SOT-MRAM
    Zhu, Haonan
    Wu, Bi
    Yu, Tianyang
    Chen, Ke
    Yan, Chenggang
    Liu, Weiqiang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (07) : 3165 - 3178
12345