RVComp: Analog Variation Compensation for RRAM-based In-Memory Computing

被引:2
|
作者
He, Jingyu [1 ]
Lastras, Miguel [2 ]
Ye, Terry Tao [3 ]
Tsui, Chi-Ying [1 ]
Cheng, Kwang-Ting [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Hong Kong, Peoples R China
[2] Univ Autonoma San Luis Potosi, San Luis Potosi, San Luis Potosi, Mexico
[3] Southern Univ Sci & Technol, Shenzhen, Peoples R China
关键词
Resistive random access memory; reliability; analog compensation; INFERENCE; MODEL;
D O I
10.1145/3566097.3567858
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Resistive Random Access Memory (RRAM) has shown great potential in accelerating memory-intensive computation in neural network applications. However, RRAM-based computing suffers from significant accuracy degradation due to the inevitable device variations. In this paper, we propose RVComp, a fine-grained analog Compensation approach to mitigate the accuracy loss of in-memory computing incurred by the Variations of the RRAM devices. Specifically, weights in the RRAM crossbar are accompanied by dedicated compensation RRAM cells to offset their programming errors with a scaling factor. A programming target shifting mechanism is further designed with the objectives of reducing the hardware overhead and minimizing the compensation errors under large device variations. Based on these two key concepts, we propose double and dynamic compensation schemes and the corresponding support architecture. Since the RRAM cells only account for a small fraction of the overall area of the computing macro due to the dominance of the peripheral circuitry, the overall area overhead of RVComp is low and manageable. Simulation results show RVComp achieves a negligible 1.80% inference accuracy drop for ResNet18 on the CIFAR-10 dataset under 30% device variation with only 7.12% area and 5.02% power overhead and no extra latency.
引用
收藏
页码:246 / 251
页数:6
相关论文
共 50 条
  • [31] A Hardware Friendly Variation-Tolerant Framework for RRAM-Based Neuromorphic Computing
    Gu, Fang-Yi
    Yang, Cheng-Han
    Lin, Ing-Chao
    Chang, Da-Wei
    Lu, Darsen D.
    Schlichtmann, Ulf
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (12) : 6419 - 6432
  • [32] 2T2R RRAM-Based In-Memory Hyperdimensional Computing Encoder for Spatio-Temporal Signal Processing
    Li, Zhi
    Bao, Rui
    Zhang, Woyu
    Wang, Fei
    Wang, Jun
    Fang, Renrui
    Ren, Haoxiong
    Lin, Ning
    Yue, Jinshan
    Dou, Chunmeng
    Wang, Zhongrui
    Shang, Dashan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (05) : 2614 - 2618
  • [33] Trends and challenges in the circuit and macro of RRAM-based computing-in-memory systems
    Wei, Song -Tao
    Gao, Bin
    Wu, Dong
    Tang, Jian-Shi
    Qian, He
    Wu, Hua-Qiang
    CHIP, 2022, 1 (01):
  • [34] Compensation architecture design utilizing residual resource to mitigate impacts of nonidealities in RRAM-based computing-in-memory chips
    Zhao, Xiaoqing
    Liu, Longjun
    Liu, Yuyi
    Gao, Bin
    Sun, Hongbin
    MICROELECTRONICS JOURNAL, 2024, 149
  • [35] Compensation of Conductance Mismatch with Redundant Bit-lines for RRAM-based Voltage Sensing Mode Computing-in-Memory
    Gao, Yi
    Wang, Zongwei
    Yu, Zhizhen
    Bao, Lin
    Cai, Yimao
    Huang, Ru
    8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 412 - 414
  • [36] Attar: RRAM-based in-memory attention accelerator with software-hardware co-optimization
    Bing LI
    Ying QI
    Ying WANG
    Yinhe HAN
    Science China(Information Sciences), 2025, 68 (03) : 371 - 387
  • [37] Attar: RRAM-based in-memory attention accelerator with software-hardware co-optimization
    Li, Bing
    Qi, Ying
    Wang, Ying
    Han, Yinhe
    SCIENCE CHINA-INFORMATION SCIENCES, 2025, 68 (03)
  • [38] HDC-IM: Hyperdimensional Computing In-Memory Architecture based on RRAM
    Liu, Jialong
    Ma, Mingyuan
    Zhu, Zhenhua
    Wang, Yu
    Yang, Huazhong
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 450 - 453
  • [39] A Voltage-Mode Sensing Scheme with Differential-Row Weight Mapping For Energy-Efficient RRAM-Based In-Memory Computing
    Wan, Weier
    Kubendran, Rajkumar
    Gao, Bin
    Joshi, Siddharth
    Raina, Priyanka
    Wu, Huaqiang
    Cauwenberghs, Gert
    Wong, H. S. Philip
    2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
  • [40] An isolated symmetrical 2T2R cell enabling high precision and high density for RRAM-based in-memory computing
    Ling, Yaotian
    Wang, Zongwei
    Yang, Yuhang
    Bao, Lin
    Bao, Shengyu
    Wang, Qishen
    Cai, Yimao
    Huang, Ru
    SCIENCE CHINA-INFORMATION SCIENCES, 2024, 67 (05)