Intellectual Property Protection of Deep-Learning Systems via Hardware/Software Co-Design

被引：1

作者：

Chen, Huili ^{[1
,5
]}

Fu, Cheng ^{[2
]}

Rouhani, Bita Darvish ^{[3
]}

Zhao, Jishen ^{[2
]}

Koushanfar, Farinaz ^{[4
]}

机构：

[1] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA

[2] Univ Calif San Diego, Comp Sci & Engn Dept, La Jolla, CA 92093 USA

[3] Microsoft, Redmond, WA 98052 USA

[4] Univ Calif San Diego, Elect & Comp Engn, La Jolla, CA 92093 USA

[5] Univ Calif San Diego, La Jolla, CA 92093 USA

来源：

IEEE DESIGN & TEST | 2024年 / 41卷 / 02期

关键词：

Hardware; Fingerprint recognition; Security; Watermarking; IP networks; Computational modeling; Performance evaluation; Intellectual property protection; Deep learning hardware; Attestation; Digital fingerprinting;

D O I：

10.1109/MDAT.2023.3303435

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Editor's notes: This article protects deep learning models by leveraging hardware device-specific model fingerprinting and trusted execution environment. - Gang Qu, University of Maryland, USA © 2013 IEEE.

引用

页码：23 / 31

页数：9

共 50 条

[1] A Hardware/Software Co-Design Vision for Deep Learning at the Edge
Ponzina, Flavio
Machetti, Simone
Rios, Marco
Denkinger, Benoit Walter
Levisse, Alexandre
Ansaloni, Giovanni
Peon-Quiros, Miguel
Atienza, David
IEEE MICRO, 2022, 42 (06) : 48 - 54
[2] Hardware-Software Co-design Approach for Deep Learning Inference
Paul, Debdeep
Singh, Jawar
Mathew, Jimson
2019 7TH INTERNATIONAL CONFERENCE ON SMART COMPUTING & COMMUNICATIONS (ICSCC), 2019, : 118 - 122
[3] Deep Learning Hardware/Software Co-Design for Heart Sound Classification
Jhong, Wun-Siou
Chu, Shao-, I
Huang, Yu-Jung
Hsu, Tsun-Yi
Lin, Wei-Chen
Huang, Pokai
Wang, Jia-Jung
2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 27 - 28
[4] Hardware-Software Co-Design of Statistical and Deep-Learning Frameworks for Wideband Sensing on Zynq System on Chip
Rajesh, Rohith
Darak, Sumit J.
Jain, Akshay
Chandhok, Shivam
Sharma, Animesh
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (01) : 79 - 89
[5] Invited: Algorithm-Software-Hardware Co-Design for Deep Learning Acceleration
Li, Zhengang
Xie, Yanyue
Dong, Peiyan
Chen, Olivia
Wang, Yanzhi
2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
[6] Hardware/software co-design
De Micheli, Giovanni
Gupta, Rajesh K.
Proceedings of the IEEE, 1997, 85 (03): : 349 - 365
[7] Hardware/software co-design
Edwards, M
MICROPROCESSORS AND MICROSYSTEMS, 1996, 20 (03) : 139 - 140
[8] Hardware/Software Co-design for Machine Learning Accelerators
Chen, Hanqiu
Hao, Cong
2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 233 - 235
[9] An Approach for Software/Hardware co-design in Embedded Systems
Pele, Zoltan
Majstorovic, Dusan
Katona, Mihajlo
2009 1ST IEEE EASTERN EUROPEAN CONFERENCE ON THE ENGINEERING OF COMPUTER BASED SYSTEMS, 2009, : 19 - 23
[10] Hardware/software co-design methodology for design of embedded systems
Abid, M
Ben Ismail, T
Changuel, A
Valderrama, CA
Romdhani, M
Marchioro, GF
Daveau, JM
Jerraya, AA
INTEGRATED COMPUTER-AIDED ENGINEERING, 1998, 5 (01) : 69 - 83

← 1 2 3 4 5 →