A Reduced Switch Count Multilevel Inverter for PV Standalone System using Modified JAYA Algorithm

被引:5
|
作者
Mohanty, Rupali [1 ]
Chatterjee, Debasish [1 ]
Suman, Swati [1 ]
Anand, Mukul [1 ]
机构
[1] Jadavpur Univ, Elect Engn Dept, Kolkata, India
关键词
Hybrid MLI topology; total harmonic distortion; optimization; modified JAYA algorithm; modulation index; TOPOLOGY;
D O I
10.1080/00207217.2022.2164073
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper introduces a hybrid multilevel inverter (MLI) with reduced switch count, which can generate higher output voltage level with minimum number of DC input sources. The operation of this proposed MLI is carried out with unequal DC sources to achieve the desired output voltage level. The reduced MLI output voltage is set to minimal total harmonic distortion (THD) with the help of modified JAYA (MJAYA) algorithm. A JAYA algorithm with improved steps by adopting an accelerating parameter has been proposed in this research work to obtain a faster convergence of the objective function. The MJAYA algorithm has provided the suitable switching angles for the proposed three-phase 15-level MLI and reduced the output voltage THD to 2.23%, which satisfies the standard set by IEEE-519. To prove the efficiency of this proposed modified algorithm, the comparative analysis is carried out through MATLAB program and Simulink tool using common JAYA and modified particle swarm optimisation algorithms. The performance and productivity of the proposed MLI have been investigated through simulation and experimental setups.
引用
收藏
页码:360 / 378
页数:19
相关论文
共 50 条
  • [41] A generalized single-phase cascaded multilevel inverter with reduced switch count
    Ratna Rahul Tupakula
    Electrical Engineering, 2021, 103 : 1115 - 1125
  • [42] A Developed H-Bridge Cascaded Multilevel Inverter with Reduced Switch Count
    Ponraj, Ram Prakash
    Sigamani, Titus
    Subramanian, Vijayalakshmi
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2021, 16 (03) : 1445 - 1455
  • [43] A comprehensive survey on reduced switch count multilevel inverter topologies and modulation techniques
    Vinay Kumar N. V.
    GowriManohar T
    Journal of Electrical Systems and Information Technology, 10 (1)
  • [44] A Fifteen-Level Reduced Switch Count Multilevel Inverter with Multicarrier PWM
    Sindhuja, R.
    Padma, S.
    IETE JOURNAL OF RESEARCH, 2024, 70 (06) : 5933 - 5945
  • [45] SHEPWM Based New Hybrid Multilevel Inverter Topology with Reduced Switch Count
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Momon, Mudasir Ahmed
    Mustafa, Asif
    2019 21ST EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE '19 ECCE EUROPE), 2019,
  • [46] A Developed H-Bridge Cascaded Multilevel Inverter with Reduced Switch Count
    Ram Prakash Ponraj
    Titus Sigamani
    Vijayalakshmi Subramanian
    Journal of Electrical Engineering & Technology, 2021, 16 : 1445 - 1455
  • [47] A generalized single-phase cascaded multilevel inverter with reduced switch count
    Tupakula, Ratna Rahul
    ELECTRICAL ENGINEERING, 2021, 103 (02) : 1115 - 1125
  • [48] Optimal Design of a New Cascaded Multilevel Inverter Topology With Reduced Switch Count
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Memon, Mudasir Ahmed
    IEEE ACCESS, 2019, 7 : 24498 - 24510
  • [49] A multilevel inverter based on cascade connection of submultilevel units with reduced switch count
    Sedaghati, Farzad
    Majareh, Seyed Hadi Latifi
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (07) : 1152 - 1172
  • [50] A Novel Asymmetrical 21-Level Inverter for Solar PV Energy System With Reduced Switch Count
    Khasim, Shaik Reddi
    Dhanamjayulu, C.
    Padmanaban, Sanjeevikumar
    Holm-Nielsen, Jens Bo
    Mitolo, Massimo
    IEEE ACCESS, 2021, 9 : 11761 - 11775