Measurement Approach to Evaluation of Ultra-Low-Voltage Amplifier ASICs

被引：0

作者：

Ravasz, Richard ^{[1
]}

Potocny, Miroslav ^{[1
]}

Arbet, Daniel ^{[1
]}

Kovac, Martin ^{[1
]}

Maljar, David ^{[1
]}

Nagy, Lukas ^{[1
]}

Stopjakova, Viera ^{[1
]}

机构：

[1] Slovak Tech Univ, Fac Elect Engn & Informat Technol, Inst Elect & Photon, Dept IC Design & Test, Ilkovicova 3, Bratislava 81219, Slovakia

来源：

MEASUREMENT SCIENCE REVIEW | 2024年 / 24卷 / 01期

基金：

欧盟地平线“2020”;

关键词：

Integrated circuit testing; measurement board; input offset voltage; Common-Mode Rejection Ratio (CMRR); Power Supply Rejection Ratio (PSRR); Fully Differential Difference Amplifier (FDDA);

D O I：

10.2478/msr-2024-0002

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

This article presents measurement circuits and a test board developed for the experimental evaluation of prototype chip samples of the Fully Differential Difference Amplifier (FDDA). The Device Under Test (DUT) is an ultra low-voltage, high performance integrated FDDA designed and fabricated in 130nm CMOS technology. The power supply voltage of the FDDA is 400mV. The measurement circuits were implemented on the test board with the fabricated FDDA chip to evaluate its main parameters and properties. In this work, we focus on evaluation of the following parameters: the input offset voltage, the common-mode rejection ratio, and the power supply rejection ratio. The test board was developed and verified. The test board error was measured to be 38.73mV. The offset voltage of the FDDA was -0.66mV. The measured FDDA gain and gain bandwidth were 48dB and 550kHz, respectively. In addition to the measurement board, a graphical user interface was also developed to simplify the control of the device under test during measurements.

引用

页码：9 / 16

页数：8

共 50 条

[21] An Ultra-Low-Voltage and Ultra-Low-Power 2.4 GHz LNA Design
Liu, Baimei
Wang, Chunhua
Ma, Minglin
Guo, Shengqiang
RADIOENGINEERING, 2009, 18 (04) : 527 - 531
[22] Enabling ultra-low-voltage switching in BaTiO3
Jiang, Y.
Parsonnet, E.
Qualls, A.
Zhao, W.
Susarla, S.
Pesquera, D.
Dasgupta, A.
Acharya, M.
Zhang, H.
Gosavi, T.
Lin, C-C
Nikonov, D. E.
Li, H.
Young, I. A.
Ramesh, R.
Martin, L. W.
NATURE MATERIALS, 2022, 21 (07) : 779 - +
[23] An ultra-low-voltage rectifier for PE energy harvesting applications
Wang Jingmin
Yang Zheng
Zhu Zhangming
Yang Yintang
JOURNAL OF SEMICONDUCTORS, 2016, 37 (02)
[24] Ultra-low-voltage floating-gate transconductance amplifiers
Berg, Y
Lande, TS
Næss, O
Gundersen, H
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (01) : 37 - 44
[25] Design and optimization of FinFETs for ultra-low-voltage analog applications
Kranti, Abhinav
Armstrong, G. Alastair
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) : 3308 - 3316
[26] Enabling ultra-low-voltage switching in BaTiO3
Y. Jiang
E. Parsonnet
A. Qualls
W. Zhao
S. Susarla
D. Pesquera
A. Dasgupta
M. Acharya
H. Zhang
T. Gosavi
C.-C. Lin
D. E. Nikonov
H. Li
I. A. Young
R. Ramesh
L. W. Martin
Nature Materials, 2022, 21 : 779 - 785
[27] An ultra-low-voltage rectifier for PE energy harvesting applications
王静敏
杨正
朱樟明
杨银堂
Journal of Semiconductors, 2016, 37 (02) : 130 - 134
[28] High Current Efficiency Sense Amplifier Using Body-Bias Control for Ultra-Low-Voltage SRAM
Masuda, Chotaro
Hirose, Tetsuya
Matsumoto, Kei
Osaki, Yuji
Kuroki, Nobutaka
Numa, Masahiro
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[29] Standard Cell Optimization for Ultra-Low-Voltage Digital Circuits
Chen, Yuting
Jiao, Hailong
17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,
[30] Exploration and Evaluation of TCAM with Hybrid Tunneling FET and FinFET Devices for Ultra-Low-Voltage Applications
Tu, Meng-Hsuan
Chen, Yin-Nien
Su, Pin
Chuang, Ching-Te
2017 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2017,

← 1 2 3 4 5 →