A 60 GHz Down-Conversion Mixer featuring Energy-saving Standby-Mode in 22 nm FD-SOI

被引：0

作者：

Xu, Xin ^{[1
]}

Wagner, Jens ^{[1
,2
]}

Ellinger, Frank ^{[1
,2
]}

机构：

[1] Tech Univ Dresden, Chair Circuit Design & Network Theory, Dresden, Germany

[2] Tech Univ Dresden, Ctr Tactile Internet Human In The Loop CeTI, Dresden, Germany

来源：

2023 ASIA-PACIFIC MICROWAVE CONFERENCE, APMC | 2023年

关键词：

22nm FD-SOI; back-gate; CMOS; millimeterwave integrated circuits; switchable; down-conversion mixer;

D O I：

10.1109/APMC57107.2023.10439731

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a 60 GHz switchable down-conversion mixer implemented in a 22nm Fully-Depleted-Silicon-On-Insulator (FD-SOI) technology. The mixer consists of an local oscillator (LO) single-ended to differential (S2D) driver and a Gilbert cell based mixer core with baseband buffers. Thanks to the LO S2D driver, the mixer only requires a minimum LO power of -15dBm for operation. The measured peak conversion gain is 8 dB. Including the LO driver and baseband buffers, the total DC power is 23mW. The circuit core consumes 0.11mm(2) of area. Compared to the state-of-the-art mixers at 60 GHz, the circuit shows the highest bandwidth and gain, and the lowest LO power. Furthermore, to the authors' best knowledge, this is the first investigation of a 60 GHz down-conversion mixer regarding fast switching between active and standby-mode using the backgate for the mixer core avoiding the critical transistor breakdown problem induced by the switching.

引用

页码：122 / 124

页数：3

共 35 条

[21] Folded down-conversion mixer for a 60 GHz receiver architecture in 65-nm CMOS technology
Amin, Najam Muhammad
Wang, Zhi-gong
Li, Zhi-qun
JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2014, 15 (12): : 1190 - 1199
[22] Designing a Power and Speed Adaptive 60 GHz Receiver in 22 nm FD-SOI CMOS for Tactile Internet Applications
Morath, Helmuth P. E.
An, Xin
Jobst, Matthias
Cui, Mengqi
Wagner, Jens
Mayr, Christian
Ellinger, Frank
IEEE ACCESS, 2024, 12 : 153409 - 153420
[23] Switching Mode Power Amplifier for Fully Digital RF Transmitter at 3.6 GHz in 22 nm FD-SOI CMOS
Wittlinger, Manuel
Groezing, Markus
Berroth, Manfred
2023 18TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME, 2023, : 5 - 8
[24] A low power 30 GHz Class-D VCO with common mode resonance in 22 nm FD-SOI
Cui, Mengqi
Wagner, Jens
Ellinger, Frank
2023 ASIA-PACIFIC MICROWAVE CONFERENCE, APMC, 2023, : 270 - 272
[25] Erratum to: Folded down-conversion mixer for a 60 GHz receiver architecture in 65-nm CMOS technology
Najam Muhammad Amin
Zhi-gong Wang
Zhi-qun Li
Frontiers of Information Technology & Electronic Engineering, 2015, 16 : 428 - 428
[26] A 124-144 GHz Rectifier Achieving 22% RF-to-DC Conversion Efficiency in 22 nm FD-SOI CMOS Technology
Kong, Xinyu
Ulusoy, Ahmet Cagri
2024 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, IMS 2024, 2024, : 114 - 117
[27] A 60-GHz double-balanced Gilbert Cell down-conversion mixer on 130-nm CMOS
Zhang, Fan
Skafidas, Efstratios
Shieh, William
2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 141 - +
[28] A Power Efficient 60-GHz Super-Regenerative Oscillator with 10-GHz Switching Rate in 22-nm FD-SOI CMOS
Ferschischi, Ali
Ghaleb, Hatem
Tibenszky, Zoltan
Carta, Corrado
Ellinger, Frank
PROCEEDINGS OF THE 2020 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2020, : 349 - 352
[29] Design of a 20-80 GHz Down-Conversion Mixer for 5G Wireless Communication with 22nm CMOS
Hurskainen, Henri
Akbar, Rehman
Stadius, Kari
Parssinen, Aarno
2020 2ND 6G WIRELESS SUMMIT (6G SUMMIT), 2020,
[30] Folded down-conversion mixer for a 60 GHz receiver architecture in 65-nm CMOS technology (vol 15, pg 1190, 2014)
Amin, Najam Muhammad
Wang, Zhi-gong
Li, Zhi-qun
FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2015, 16 (05) : 428 - 428

← 1 2 3 4 →