Effect of time-modulation bias on polysilicon gate etching

被引:3
|
作者
Morimoto, Michikazu [1 ,2 ]
Tanaka, Motohiro [1 ]
Koga, Kazunori [3 ,4 ]
Shiratani, Masaharu [3 ]
机构
[1] Hitachi High Tech Corp, Kudamatsu, Yamaguchi 7440002, Japan
[2] Kyushu Univ, Grad Sch Informat Sci & Elect Engn, Nishi Ku, Fukuoka 8190395, Japan
[3] Kyushu Univ, Fac Informat Sci & Elect Engn, Nishi Ku, Fukuoka 8190395, Japan
[4] Natl Inst Nat Sci, Ctr Novel Sci Initiat, Nishi Ku, Tokyo 1050001, Japan
关键词
plasma etching; time-modulation; bias pulsing; electron cyclotron resonance; microwave plasma; CHARGE BUILDUP; PLASMA; REDUCTION; DAMAGE; SI; MECHANISM;
D O I
10.35848/1347-4065/acc7ab
中图分类号
O59 [应用物理学];
学科分类号
摘要
The etching characteristics were studied via time-modulation bias (bias pulsing) by varying the pulsing parameters. The etch profiles were verified using polysilicon gate structures with dense and isolated patterns. Ion energy was defined as the peak-to-peak voltage (V (pp)) controlled by the RF bias power. The durations of the on period and off period (off time) of bias pulsing were adjusted by the pulse frequency and duty cycle. Profile evolution was observed in the variations in V (pp) and off time. Increasing the ion energy induced vertical profiles of dense patterns and the tapered profiles of isolated patterns. Extending the off time of bias pulsing induced tapered profiles of dense patterns and vertical profiles of isolated patterns. These results indicated that increasing the ion energy and pulse off time simultaneously was the direction to achieve anisotropic etch profiles for both the isolated and dense patterns.
引用
收藏
页数:13
相关论文
共 50 条
  • [31] State creation induced by gate bias stress in unhydrogenated polysilicon TFTs
    Tala-Ighil, B
    Rahal, A
    Mourgues, K
    Toutah, A
    Pichon, L
    Mohammed-Brahim, T
    Raoult, F
    Bonnaud, O
    THIN SOLID FILMS, 1999, 337 (1-2) : 101 - 104
  • [32] Gate bias stress in hydrogenated and unhydrogenated polysilicon thin film transistors
    Tala-Ighil, B
    Toutah, H
    Rahal, A
    Mourgues, K
    Pichon, L
    Raoult, F
    Bonnaud, O
    Mohammed-Brahim, T
    MICROELECTRONICS AND RELIABILITY, 1998, 38 (6-8): : 1149 - 1153
  • [33] Robust Polysilicon Gate FinFET SRAM Desing Using Dynamic Back-Gate Bias
    Ebrahimi, Behzad
    Afzali-Kusha, Ali
    Sehatbakhsh, Nader
    2013 8TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2013, : 171 - 172
  • [34] Precise control and resizing of polysilicon gate length by hard-mask etching
    Sato, M
    Kawai, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (10): : 5519 - 5525
  • [35] Synthesis of compromise sum-difference arrays through time-modulation
    Rocca, P.
    Manica, L.
    Poli, L.
    Massa, A.
    IET RADAR SONAR AND NAVIGATION, 2009, 3 (06): : 630 - 637
  • [36] MICROTRENCH FORMATION IN POLYSILICON PLASMA-ETCHING OVER THIN GATE OXIDE
    DALTON, TJ
    ARNOLD, JC
    SAWIN, HH
    SWAN, S
    CORLISS, D
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1993, 140 (08) : 2395 - 2401
  • [38] Precise control and resizing of polysilicon gate length by hard-mask etching
    Sato, Masaaki
    Kawai, Yoshio
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1998, 37 (10): : 5519 - 5525
  • [39] POLYSILICON GATE DEPLETION EFFECT ON IC PERFORMANCE
    CHEN, K
    CHAN, MS
    KO, PK
    HU, CM
    SOLID-STATE ELECTRONICS, 1995, 38 (11) : 1975 - 1977
  • [40] Time-Modulation of Orbital Electron Capture Decays by Mixing of Massive Neutrinos
    Kienle, P.
    NUCLEAR PHYSICS A, 2009, 827 (1-4) : 510C - 517C