共 50 条
- [32] Gate bias stress in hydrogenated and unhydrogenated polysilicon thin film transistors MICROELECTRONICS AND RELIABILITY, 1998, 38 (6-8): : 1149 - 1153
- [33] Robust Polysilicon Gate FinFET SRAM Desing Using Dynamic Back-Gate Bias 2013 8TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2013, : 171 - 172
- [34] Precise control and resizing of polysilicon gate length by hard-mask etching JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (10): : 5519 - 5525
- [35] Synthesis of compromise sum-difference arrays through time-modulation IET RADAR SONAR AND NAVIGATION, 2009, 3 (06): : 630 - 637
- [37] Effects of polysilicon electron cyclotron resonance etching on electrical characteristics of gate oxides Kang, Tzong-Kuei, 1600, JJAP, Minato-ku, Japan (34):
- [38] Precise control and resizing of polysilicon gate length by hard-mask etching Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1998, 37 (10): : 5519 - 5525