Gate Oxide Induced Reliability Assessment of Junctionless FinFET-based Hydrogen Gas Sensor

被引:4
|
作者
Gandhi, Navneet [1 ]
Jaisawal, Rajeewa Kumar [1 ]
Rathore, Sunil [1 ]
Kondekar, P. N. [1 ]
Dixit, Ankit [2 ]
Kumar, Navneen [2 ]
Georgiev, Vihar [2 ]
Bagga, Navjeet [3 ]
机构
[1] PDPM IIITDM, Elect & Commun Dept, VLSI Lab, Jabalpur, India
[2] Univ Glasgow, Glasgow, Lanark, Scotland
[3] Indian Inst Technol Bhubaneswar, Sch Elect Sci, Bhubaneswar, India
来源
关键词
GIDL; Adsorption; BTBT; DIBL; Parasitic bipolar transistor; Pressure; Temperature;
D O I
10.1109/SENSORS56945.2023.10324885
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
Gate oxide plays a crucial role in the performance of nano-scaled emerging devices. In FET-based sensors, gate-oxide-induced reliability analysis is essential for credible sensing. In this paper, using well-calibrated TCAD models, we analyzed the role of gate-induced drain leakage (GIDL) in a Junctionless FinFET-based Hydrogen (H-2) gas sensor. Owing to high diffusivity and solubility, the Palladium (Pd) metal is employed as the gas-sensing surface, where the absorbed H-2 molecules modulate the effective work function and, in turn, the threshold voltage (V-th), opted as primary sensing merit. In a Junctionless device, the heavily doped and fully depleted channel leads to significant band overlapping between the channel and drain regions, in turn, causes band-to-band tunneling. Therefore, a proper design guideline that governs the effective channel conduction modulation is worth needed for the reliable operation of an H-2 sensor.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Gate oxide reliability assessment and some connections to oxide integrity
    Dumin, DJ
    GATE DIELECTRIC INTEGRITY: MATERIAL, PROCESS, AND TOOL QUALIFICATION, 2000, 1382 : 3 - 23
  • [42] Performance Assessment of InGaN Double Gate Stack-Oxide MOSFET based Phosphine Gas Sensor: A Catalytic Metal Gate Approach
    Kumar, Ajay
    Sen, Dipanjan
    Sinha, Soumendu
    PROCEEDINGS OF 3RD IEEE CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2022), 2022, : 24 - 27
  • [43] Flex-pass-gate SRAM design for static noise margin enhancement using FinFET-based technology
    O'uchi, S.
    Masahara, M.
    Sakamoto, K.
    Endo, K.
    Liu, Y. X.
    Matsukawa, T.
    Sekigawa, T.
    Koike, H.
    Suzuki, E.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 33 - 36
  • [44] Replacement Metal Gate/High-k Last Technology for Aggressively Scaled Planar and FinFET-based Devices
    Veloso, A.
    Lee, J. W.
    Simoen, E.
    Ragnarsson, L. -A.
    Arimura, H.
    Cho, M. J.
    Boccardi, G.
    Thean, A.
    Horiguchi, N.
    DIELECTRICS FOR NANOSYSTEMS 6: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING, 2014, 61 (02): : 225 - 235
  • [45] Design and Optimization of Dual Material Gate Junctionless FinFET Using Dimensional Effect, Gate Oxide and Workfunction Engineering at 7 nm Technology Node
    Kusuma, Rambabu
    Talari, V. K. Hanumantha Rao
    SILICON, 2022, 14 (16) : 10301 - 10311
  • [46] Design and Optimization of Dual Material Gate Junctionless FinFET Using Dimensional Effect, Gate Oxide and Workfunction Engineering at 7 nm Technology Node
    Rambabu Kusuma
    V. K. Hanumantha Rao Talari
    Silicon, 2022, 14 : 10301 - 10311
  • [47] Design of Dual Material Gate Junctionless FinFET based on properties of materials forming gate electrode (Apr, 10.1080/03772063.2023.2194264, 2023)
    Mathew, Shara
    Bhat, K. N.
    Nithin
    Rao, Rathnamala
    IETE JOURNAL OF RESEARCH, 2023,
  • [48] Sensitivity Investigation of Gate-All-Around Junctionless Transistor for Hydrogen Gas Detection
    Pratap, Yogesh
    Kumar, Manoj
    Gupta, Mridula
    Haldar, Subhasis
    Gupta, R. S.
    Deswal, S. S.
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [49] Charge dynamics of amino acids fingerprints and the effect of density on FinFET-based Electrolyte-gated sensor
    Kumar, Naveen
    Garcia, Cesar Pascual
    Dixit, Ankit
    Rezaei, Ali
    Georgiev, Vihar
    SOLID-STATE ELECTRONICS, 2023, 210
  • [50] Memory-Logic Hybrid Gate with 3D-Stackable Complementary Latches for FinFET-based Neural Networks
    Lee, Chieh
    Chih, Yue-Der
    Chang, Jonathan
    Lin, Chrong Jung
    King, Ya-Chin
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,