AVX512Crypto: Parallel Implementations of Korean Block Ciphers Using AVX-512

被引:0
|
作者
Choi, Yongryeol [1 ]
Choi, Hojin [2 ]
Seo, Seog Chung [2 ]
机构
[1] Kookmin Univ, Dept Informat Secur Cryptol & Math, Seoul 02707, South Korea
[2] Kookmin Univ, Dept Financial Informat Secur, Seoul 02707, South Korea
基金
新加坡国家研究基金会;
关键词
Ciphers; Servers; Cryptography; Codes; Performance evaluation; Encryption; Parallel processing; AVX-512; block cipher; LEA; HIGHT; CHAM; parallel processing; SIMD; HIGHT;
D O I
10.1109/ACCESS.2023.3278993
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Cryptographic algorithms are widely used as the foundation of various security systems and applications (e.g., secure communication, blockchain systems, and cloud services). A block cipher is an essential cryptographic algorithm to achieve confidentiality. This paper proposes parallel implementations of Korean block ciphers using Advanced Vector eXtension (AVX)-512, which is a new Single instruction, multiple data (SIMD) instruction set that has recently been integrated into several high-end Intel central processing unit (CPU). Target algorithms are LEA, HIGHT, and CHAM block ciphers. Additionally, this paper also proposes applicable implementing techniques, which are designed for each algorithm. These enable to use of parallel processing instructions in AVX-512 properly for each algorithm. The proposed LEA-128 (192, 256 resp.)implementation demonstrates a performance improvement of 506.09% (323.31%, 386.76% resp.) compared to the reference code, and our HIGHT implementation exhibits a performance improvement of 520.88% compared to the reference code. In addition, CHAM-64/128 (128/256 resp.) implementation shows a performance improvement of 1,325.81% (833.61% resp.) compared to the reference code. In addition, we measured the performance with a 32MB long message. LEA-128 (192, 256 resp.) implementation showed an improvement of 556.32% (594.74%, 615.38% resp.) compared with the reference code. Also, HIGHT implementation showed 834.40%, and CHAM showed 1,332.40% (832.86% resp.) for CHAM-64/128 (CHAM-128/256 resp.), compared by the reference code. To the best of our knowledge, this is the first result of the study to optimize Korean cryptographic algorithms using the AVX-512 instruction set. The proposed methods can effectively be used in Addition, Rotation, and XOR (ARX)-based cryptographic algorithms, enabling efficient cryptographic algorithm processing in various environments such as hash-based signatures, service environments, gateway, and edge computing.
引用
收藏
页码:55094 / 55106
页数:13
相关论文
共 48 条
  • [31] Optimization of a sparse grid-based data mining kernel for architectures using AVX-512
    Sarbu, Paul-Cristian
    Bungartz, Hans-Joachim
    2018 30TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2018), 2018, : 364 - 371
  • [32] Hydrogen-helium chemical and nuclear galaxy collision: Hydrodynamic simulations on AVX-512 supercomputers
    Chernykh, Igor
    Kulikov, Igor
    Tutukov, Alexander
    JOURNAL OF COMPUTATIONAL AND APPLIED MATHEMATICS, 2021, 391 (391)
  • [33] Computing the sparse matrix vector product using block-based kernels without zero padding on processors with AVX-512 instructions
    Bramas, Berenger
    Kus, Pavel
    PEERJ COMPUTER SCIENCE, 2018,
  • [34] Optimization of the N-Body Simulation on Intel's Architectures Based on AVX-512 Instruction Set
    Rucci, Enzo
    Moreno, Ezequiel
    Pousa, Adrian
    Chichizola, Franco
    COMPUTER SCIENCE - CACIC 2019, 2020, 1184 : 37 - 52
  • [35] Fused Table Scans: Combining AVX-512 and JIT to Double the Performance of Multi-Predicate Scans
    Dreseler, Markus
    Kossmann, Jan
    Frohnhofen, Johannes
    Uflacker, Matthias
    Plattner, Hasso
    2018 IEEE 34TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING WORKSHOPS (ICDEW), 2018, : 102 - 109
  • [36] Conflict Detection-based Run-Length Encoding - AVX-512 CD Instruction Set in Action
    Ungethuem, Annett
    Pietrzyk, Johannes
    Damme, Patrick
    Habich, Dirk
    Lehner, Wolfgang
    2018 IEEE 34TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING WORKSHOPS (ICDEW), 2018, : 96 - 101
  • [37] SPC5: an efficient SpMV framework vectorized using ARM SVE and x86 AVX-512
    Regnault, Evann
    Bramas, Berenger
    COMPUTER SCIENCE AND INFORMATION SYSTEMS, 2024, 21 (01) : 203 - 221
  • [38] Accelerating Large Integer Multiplication Using Intel AVX-512IFMA
    Edamatsu, Takuya
    Takahashi, Daisuke
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING (ICA3PP 2019), PT I, 2020, 11944 : 60 - 74
  • [39] SWIMM 2.0: Enhanced Smith–Waterman on Intel’s Multicore and Manycore Architectures Based on AVX-512 Vector Extensions
    Enzo Rucci
    Carlos Garcia Sanchez
    Guillermo Botella Juan
    Armando De Giusti
    Marcelo Naiouf
    Manuel Prieto-Matias
    International Journal of Parallel Programming, 2019, 47 : 296 - 316
  • [40] Fast Multiple Montgomery Multiplications Using Intel AVX-512IFMA Instructions
    Takahashi, Daisuke
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2020, PT V, 2020, 12253 : 655 - 663