Numerical modelling of the delamination in multi-layered ceramic capacitor during the thermal reflow process

被引:5
|
作者
Ng, Fei Chong [1 ]
Abas, Aizat [1 ]
Ramli, Mohamad Riduwan [2 ]
Sharif, Mohamad Fikri Mohd [2 ]
Ani, Fakhrozi Che [2 ]
机构
[1] Univ Sains Malaysia, Sch Mech Engn, Engn Campus, Nibong Tebal, Penang, Malaysia
[2] SanD Storage Malaysia SdnBhd, Western Digital, Batu Kawan, Penang, Malaysia
关键词
Crack propagation; Delamination; Multi-layer ceramic capacitor (MLCC); Thermal mismatch; Reflow; Voids; Modelling; CRACK SUPPRESSION; RESIDUAL-STRESS; VAPOR-PRESSURE; GROWTH;
D O I
10.1108/SSMT-03-2022-0017
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Purpose This paper aims to study the interfacial delamination found in the boundary of the copper/copper-epoxy layers of a multi-layer ceramic capacitor. Design/methodology/approach The thermal reflow process of the capacitor assembly and the crack propagation from the initial micro voids presented in the boundary, and later manifested into delamination, were numerically simulated. Besides, the cross section of the capacitor assembly was inspected for delamination cracks and voids using a scanning electronic microscope. Findings Interfacial delamination in the boundary of copper/copper-epoxy layers was caused by the thermal mismatch and growth of micro voids during the thermal reflow process. The maximum deformation on the capacitor during reflow was 2.370 mu m. It was found that a larger void would induce higher vicinity stress, mode I stress intensity factor, and crack elongation rate. Moreover, the crack extension increased with the exerted deformation until 0.3 mu m, before saturating at the peak crack extension of around 0.078 mu m. Practical implications The root cause of interfacial delamination issues in capacitors due to thermal reflow has been identified, and viable solutions proposed. These can eliminate the additional manufacturing cost and lead time incurred in identifying and tackling the issues; as well as benefit end-users, by promoting the electronic device reliability and performance. Originality/value To the best of the authors' knowledge, the mechanism of delamination occurrence in a capacitor during has not been reported to date. The parametric variation analysis of the void size and deformation on the crack growth has never been conducted.
引用
收藏
页码:166 / 174
页数:9
相关论文
共 50 条
  • [31] Theoretical and Numerical Analyses on Multi-Layered Ceramic Scaffold due to High Pressure for Tissue Engineering
    Jen, Ming-Hwa R.
    Wu, Ying-Hui
    Guo, Pei-Ling
    LIFE SCIENCE JOURNAL-ACTA ZHENGZHOU UNIVERSITY OVERSEAS EDITION, 2012, 9 (02): : 160 - 166
  • [32] Theoretical and numerical analyses on multi-layered ceramic capacitors due to high pressure and elevated temperature
    Jen, Ming-Hwa R.
    Wu, Ying-Hui
    Guo, Pei-Ling
    SURFACE & COATINGS TECHNOLOGY, 2013, 231 : 81 - 87
  • [33] Investigation of hygrothermally induced failures in multilayer ceramic capacitors during thermal reflow process
    Apalowo, Rilwan Kayode
    Abas, Aizat
    Bachok, Zuraihana
    Sharif, Mohamad Fikri Mohd
    Ani, Fakhrozi Che
    Ramli, Mohamad Riduwan
    Mukhtar, Muhamed Abdul Fatah bin Muhamed
    MICROELECTRONICS RELIABILITY, 2023, 146
  • [34] THERMAL WAVE IMAGING OF MULTI-LAYERED FILMS
    KIRKBRIGHT, GF
    LIEZERS, M
    MILLER, RM
    SUGITANI, Y
    ANALYST, 1984, 109 (04) : 465 - &
  • [35] Thermal Stress Analysis of a Multi-Layered Structure
    Her, Shiuh-Chuan
    Lin, Chin-Hsien
    MATERIALS, MECHATRONICS AND AUTOMATION, PTS 1-3, 2011, 467-469 : 275 - 278
  • [36] A systematic approach towards the design of a multi-layered woven fabric: Modelling the structure of a multi-layered woven fabric
    Koltycheva, N. G.
    Grishanov, S. A.
    JOURNAL OF THE TEXTILE INSTITUTE, 2006, 97 (01) : 57 - 69
  • [37] A Multi-layered Architecture for Process Variation Management
    Nakamura, Megumi
    Kushida, Takayuki
    Bhamidipaty, Anuradha
    Chetlur, Malolan
    2009 WORLD CONFERENCE ON SERVICES PART, 2009, : 71 - +
  • [38] Multi-Layered Process Modeling for Business and IT Alignment
    Lind, Mikael
    Seigerroth, Ulf
    43RD HAWAII INTERNATIONAL CONFERENCE ON SYSTEMS SCIENCES VOLS 1-5 (HICSS 2010), 2010, : 3516 - +
  • [39] Analytical model to study interfacial delamination propagation in a multi-layered electronic packaging structure under thermal loading
    Hu, HR
    Xie, WD
    Sitaraman, S
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1526 - 1534
  • [40] MODELLING OF MULTI-LAYERED QUANTUM WELL PHOTOVOLTAIC CELLS
    Iancu, Vladimir
    Mitroi, Mihai Razvan
    Fara, Laurentiu
    UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN-SERIES A-APPLIED MATHEMATICS AND PHYSICS, 2009, 71 (04): : 53 - 62