Investigation of degradation and recovery characteristics of NBTI in 28-nm high-k metal gate process

被引:0
|
作者
Gong, Wei-Tai [1 ]
Li, Yan [1 ]
Sun, Ya-Bin [1 ]
Shi, Yan-Ling [1 ]
Li, Xiao-Jin [1 ]
机构
[1] East China Normal Univ, Shanghai Key Lab Multidimens Informat Proc, Shanghai 200241, Peoples R China
关键词
negative bias temperature instability (NBTI); high-k metal gate (HKMG); threshold voltage shift; interface trap; gate oxide defect; ON-THE-FLY; PROCESS DEPENDENCE;
D O I
10.1088/1674-1056/ace034
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Degradation induced by the negative bias temperature instability (NBTI) can be attributed to three mutually uncoupled physical mechanisms, i.e., the generation of interface traps (Delta V-IT), hole trapping in pre-existing gate oxide defects (Delta V-HT), and the generation of gate oxide defects (Delta V-OT). In this work, the characteristic of NBTI for p-type MOSFET fabricated by using a 28-nm high-k metal gate (HKMG) process is thoroughly studied. The experimental results show that the degradation is enhanced at a larger stress bias and higher temperature. The effects of the three underlying subcomponents are evaluated by using the comprehensive models. It is found that the generation of interface traps dominates the NBTI degradation during long-time NBTI stress. Moreover, the NBTI parameters of the power-law time exponent and temperature activation energy as well as the gate oxide field acceleration are extracted. The dependence of operating lifetime on stress bias and temperature is also discussed. It is observed that NBTI lifetime significantly decreases as the stress increases. Furthermore, the decrease of charges related to interface traps and hole detrapping in pre-existing gate oxide defects are used to explain the recovery mechanism after stress.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Mismatch in High-K Metal Gate Process Analog Design
    Woo, A.
    Eberhart, H.
    Li, Y.
    Ito, A.
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [42] A High-Performance, High-Density 28nm eDRAM Technology with High-K/Metal-Gate
    Huang, K. C.
    Ting, Y. W.
    Chang, C. Y.
    Tu, K. C.
    Tzeng, K. C.
    Chu, H. C.
    Pai, C. Y.
    Katoch, A.
    Kuo, W. H.
    Chen, K. W.
    Hsieh, T. H.
    Tsai, C. Y.
    Chiang, W. C.
    Lee, H. F.
    Achyuthan, A.
    Chen, C. Y.
    Chin, H. W.
    Wang, M. J.
    Wang, C. J.
    Tsai, C. S.
    Oconnell, C. M.
    Natarajan, S.
    Wuu, S. G.
    Wang, I. F.
    Hwang, H. Y.
    Tran, L. C.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [43] Progressive breakdown characteristics of high-K/metal gate stacks
    Bersuker, G.
    Chowdhury, N.
    Young, C.
    Heh, D.
    Misra, D.
    Choi, R.
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 49 - +
  • [44] EFFECTS OF HIGH-K DIELECTRICS WITH METAL GATE FOR ELECTRICAL CHARACTERISTICS OF 18NM NMOS DEVICE
    Atan, Norani Bte
    Bin Ahmad, Ibrahim
    Majlis, Burhanuddin Bin Yeop
    2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 56 - 59
  • [45] Evaluation of 1/f Noise Characteristics in High-k/Metal Gate and SiON/Poly-Si Gate MOSFET with 65 nm CMOS Process
    Imamoto, Takuya
    Sasaki, Takeshi
    Endoh, Tetsuo
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (05): : 724 - 729
  • [46] 0.4V Reconfigurable Near-Threshold TCAM in 28nm High-k Metal-Gate CMOS Process
    Chan, Yun-Sheng
    Huang, Po-Tsang
    Wu, Shang-Lin
    Lung, Sheng-Chi
    Wang, Wei-Chang
    Hwang, Wei
    Chuang, Ching-Te
    2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 272 - 277
  • [47] Laser Anneal-Induced Effects on the NBTI Degradation of Advanced-Process 45nm high-k PMOS
    Hatta, S. F. Wan Muhamad
    Abd Hadi, D.
    Soin, N.
    MANUFACTURING PROCESS TECHNOLOGY, PTS 1-5, 2011, 189-193 : 1862 - 1866
  • [48] Tr variance evaluation induced by probing pressure and its stress extraction methodology in 28nm High-K and Metal Gate process
    Okagaki, T.
    Hasegawa, T.
    Takashino, H.
    Fujii, M.
    Tsuda, A.
    Shibutani, K.
    Deguchi, Y.
    Yokota, M.
    Onozawa, K.
    2013 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2013, : 203 - 206
  • [49] Gate-Stack Engineering to Improve the Performance of 28 nm Low-Power High-K/Metal-Gate Device
    Park, Jeewon
    Jang, Wansu
    Shin, Changhwan
    MICROMACHINES, 2021, 12 (08)
  • [50] Effects of Gate Stack Structural and Process Defectivity on High-k Dielectric Dependence of NBTI Reliability in 32 nm Technology Node PMOSFETs
    Hussin, H.
    Soin, N.
    Bukhori, M. F.
    Hatta, S. Wan Muhamad
    Wahab, Y. Abdul
    SCIENTIFIC WORLD JOURNAL, 2014,