Using Embedded Xinu to Teach Operating Systems on Baremetal RISC-V

被引:0
|
作者
Gebhard, Alexander [1 ]
Forden, Jack [1 ]
Laufenberg, Oliver [1 ]
Brylow, Dennis [1 ]
机构
[1] Marquette Univ, Milwaukee, WI 53233 USA
关键词
RISC-V; Operating System; Embedded Xinu; Operating System Education;
D O I
10.1145/3626252.3630959
中图分类号
G40 [教育学];
学科分类号
040101 ; 120403 ;
摘要
RISC-V is an open computer architecture that has gained increasing popularity in recent years. Companies such as Google, Nvidia, and Huawei have all announced or developed CPUs based on the RISC-V architecture. The increasing popularity of RISC-V along with its simplicity make it an ideal platform for students to learn low-level operating system concepts. We have ported Embedded Xinu, a simple, lightweight, and education-focused operating system, to a baremetal RISC-V board. Embedded Xinu has been used to teach thousands of students operating systems over the past two decades. This new port is the first education-focused operating system designed to run on baremetal RISC-V. In the following sections, we describe the challenges in porting Embedded Xinu to support the RISC-V architecture. We describe how practitioners can adopt Embedded Xinu to teach low-level CS systems courses such as operating systems. Finally, we reflect on our experience using Embedded Xinu on RISC-V to teach operating systems in Spring 2023.
引用
收藏
页码:380 / 386
页数:7
相关论文
共 50 条
  • [41] Evolution and Revolution of Computer Systems Courses with the Open RISC-V ISA
    Zhang, Ke
    PROCEEDINGS OF THE ACM CONFERENCE ON GLOBAL COMPUTING EDUCATION (COMPED '19), 2019, : 171 - 171
  • [42] Improving the Efficiency of Cryptography Algorithms on Resource-Constrained Embedded Systems via RISC-V Instruction Set Extensions
    de Araujo Gewehr, Carlos Gabriel
    Moraes, Fernando Gehm
    2023 36TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI, 2023, : 185 - 190
  • [43] Randomized Testing of RISC-V CPUs Using Direct Instruction Injection
    Joannou, Alexandre
    Rugg, Peter
    Woodruff, Jonathan
    Fuchs, Franz A.
    van der Maas, Marno
    Naylor, Matthew
    Roe, Michael
    Watson, Robert N. M.
    Neumann, Peter G.
    Moore, Simon W.
    IEEE DESIGN & TEST, 2024, 41 (01) : 40 - 49
  • [44] Accelerating Chaining in Genomic Analysis Using RISC-V Custom Instructions
    Liyanage, Kisaru
    Gamaarachchi, Hasindu
    Saadat, Hassaan
    Lit, Tuo
    Samarakoon, Hiruna
    Parameswaran, Sri
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [45] Fast and Accurate Performance Evaluation for RISC-V using Virtual Prototypes
    Herdt, Vladimir
    Grosse, Daniel
    Drechsler, Rolf
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 618 - 621
  • [46] Hardware Acceleration Method Using RISC-V Core with No ISA Extensions
    Wygrzywalski, Mateusz
    Skrzypiec, Pawel
    Szczygiel, Robert
    2024 31ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM, MIXDES 2024, 2024, : 265 - 269
  • [47] Design and implementation of secure boot architecture on RISC-V using FPGA
    Loo, Tung Lun
    Ishak, Mohamad Khairi
    Ammar, Khalid
    MICROPROCESSORS AND MICROSYSTEMS, 2023, 101
  • [48] Complete and Efficient Verification for a RISC-V Processor using Formal Verification
    Weingarten, Lennart
    Datta, Kamalika
    Kole, Abhoy
    Drechsler, Rolf
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [49] Adapting a Real-Time Operating System to the RISC-V Based ESP32
    Gautam, Riya
    Pujara, Dhyanik
    Shah, Maurya
    Shah, Dhaval
    SMART TRENDS IN COMPUTING AND COMMUNICATIONS, VOL 4, SMARTCOM 2024, 2024, 948 : 459 - 468
  • [50] ExTern: Boosting RISC-V core performance using ternary encoding
    EbrahimiAzandaryani, Farhad
    Fey, Dietmar
    MICROPROCESSORS AND MICROSYSTEMS, 2024, 107