Large Wafer GaN on Silicon Reconstitution with Gold-to-Gold Thermocompression Bonding

被引:0
|
作者
Kuchhangi, Ankit [1 ]
Ren, Haoxiang [1 ]
Sahoo, Krutikesh [1 ]
Iyer, Subramanian S. [1 ]
机构
[1] Univ Calif Los Angeles, Ctr Heterogeneous Integrat & Performance Scaling, Los Angeles, CA 90095 USA
关键词
III-V reconstitution; Large diameter III-V; thermocompression bonding;
D O I
10.1109/ECTC51909.2023.00277
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
III-V semiconductors such as GaN and InP are attractive materials for RF and power electronics. However, wafer/substrate choice depends on factors like wafer size, quality, thermal performance, lattice mismatch, and cost. Larger wafer diameters (200 mm and 300 mm) allow for compatibility with state-of-the-art silicon equipment but are difficult grow natively. In this paper, a technique is developed to reconstitute GaN/(111) Si dielets onto a large diameter (100) silicon handler using a thin gold interfacial layer. The dielets are thermocompression bonded to the large diameter (100) silicon substrate. The (111) silicon is then removed by etching. The inter-dielet gap is passivated and filled with deposited oxide, resulting in a planar substrate. To the authors' knowledge, this is the first work that demonstrates a large-size III-V substrate fabricated by heterogeneous integration and thermocompression bonding.
引用
收藏
页码:1633 / 1637
页数:5
相关论文
共 50 条
  • [21] Electroplated Gold Microstuds for Thermocompression Bonding of UV LED Chips
    Stolmacker, C.
    Knigge, S.
    Einfeldt, S.
    Ploch, N. Lobo
    Thies, A.
    Hochheim, S.
    Rass, J.
    Schnieder, F.
    Mogilatenko, A.
    Ruschel, J.
    Kolbe, T.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (12): : 2326 - 2331
  • [22] LOW-TEMPERATURE SILICON WAFER-TO-WAFER BONDING USING GOLD AT EUTECTIC TEMPERATURE
    WOLFFENBUTTEL, RF
    WISE, KD
    SENSORS AND ACTUATORS A-PHYSICAL, 1994, 43 (1-3) : 223 - 229
  • [23] Gold bump attachment of MEM sensor die using thermocompression bonding
    Marinis, TF
    Soucy, JW
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 385 - 391
  • [24] THERMOCOMPRESSION BONDING USING HIGH-SPEED SELECTIVE GOLD PLATING
    DOREY, JK
    HAYNES, R
    SINITSKI, RE
    WOODS, RE
    PLATING AND SURFACE FINISHING, 1980, 67 (05): : 81 - 85
  • [25] surface treatment of gold bumps for thermocompression bonding with low temperature and low pressure
    Froehlich, Juliane
    Dietrich, Lothar
    Oppermann, Hermann
    Lang, Klaus-Dieter
    2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,
  • [26] Low-Temperature Wafer Bonding Based on Gold-Induced Crystallization of Amorphous Silicon
    Jing, Errong
    Xiong, Bin
    Wang, Yuelin
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (09) : 1011 - 1013
  • [27] Technology for integrated circuit micropackages for neural interfaces, based on gold-silicon wafer bonding
    Saeidi, N.
    Schuettler, M.
    Demosthenous, A.
    Donaldson, N.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2013, 23 (07)
  • [28] Sub-Micron-Accuracy Gold-to-Gold Interconnection Flip-Chip Bonding Approach for Electronics-Optics Heterogeneous Integration
    Bui Thanh Tung
    Suzuki, Motohiro
    Kato, Fumiki
    Nemoto, Shunsuke
    Watanabe, Naoki
    Aoyagi, Masahiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (04)
  • [29] THERMOCOMPRESSION BONDING STUDIES USING HIGH-SPEED SELECTIVE GOLD PLATING TECHNIQUES
    DOREY, JK
    HAYNES, R
    SINITSKI, RE
    WOODS, RE
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1977, 124 (08) : C301 - C301
  • [30] Low-temperature Wafer Bonding Using Gold Layers
    Wang, Ying-Hui
    Lu, Jian
    Suga, Tadatomo
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 440 - 443