SIMPLY plus : A Reliable STT-MRAM-Based Smart Material Implication Architecture for In-Memory Computing

被引:1
|
作者
Moposita, Tatiana [1 ,2 ,3 ]
Garzon, Esteban [1 ]
de Rose, Raffaele [1 ]
Crupi, Felice [1 ]
Vladimirescu, Andrei [4 ,5 ]
Trojman, Lionel [2 ]
Lanuzza, Marco [1 ]
机构
[1] Univ Calabria UNICAL, Dept Comp Engn Modeling Elect & Syst Engn, I-87036 Arcavacata Di Rende, Italy
[2] Inst Super Elect Paris ISEP, Lab Informat Signal Image Telecommun & Elect, F-92130 Paris, France
[3] Sorbonne Univ, Fac Sci & Ingenierie, F-75006 Paris, France
[4] Univ Calif Berkeley, Dept Elect Engn & Comp Sci EECS, Berkeley, CA 94720 USA
[5] Delft Univ Technol TU Delft, Dept Elect Engn & Comp Sci EECS, NL-2628 CD Delft, Netherlands
关键词
Transistors; Reliability; Manganese; Computer architecture; Sensors; Integrated circuit reliability; Random access memory; Material Implication; SIMPLY; MTJ; STT-MRAM; in-memory computing; LOGIC GATES; DESIGN;
D O I
10.1109/ACCESS.2023.3344197
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper introduces SIMPLY+, an advanced Spin-Transfer Torque Magnetic Random-Access Memory (STT-MRAM)-based Logic-in-Memory (LIM) architecture that evolves from the previously proposed smart material implication (SIMPLY) logic scheme. More specifically, the latter is enhanced by incorporating additional circuitry to enhance the reliability of preliminary read operations. In this study, the proposed architecture is benchmarked against its conventional counterpart. Obtained results show a significant improvement in terms of reliability, i.e., the nominal read margin (RM) by a factor of $\sim 3 - 4\times $ and accordingly the bit error rate (BER) by more than four orders of magnitude. These improvements come at minimal cost in terms of circuit area and complexity compared to the conventional SIMPLY design. Overall, this research establishes SIMPLY+ as a promising solution for the design of reliable and energy-efficient in-memory computing architectures.
引用
收藏
页码:144084 / 144094
页数:11
相关论文
共 50 条
  • [21] STT-BNN: A Novel STT-MRAM In-Memory Computing Macro for Binary Neural Networks
    Thi-Nhan Pham
    Quang-Kien Trinh
    Chang, Ik-Joon
    Alioto, Massimo
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2022, 12 (02) : 569 - 579
  • [22] STT-MRAM Architecture with Parallel Accumulator for In-Memory Binary Neural Networks
    Thi-Nhan Pham
    Quang-Kien Trinh
    Chang, Ik-Joon
    Alioto, Massimo
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [23] Novel smart card SoC memory architecture based on embedded STT-MRAM
    Lu, Kaiwen
    Yan, Fengze
    Liu, Xingjie
    Liu, Dongsheng
    Liu, Peng
    Liu, Bo
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [24] Area-optimized and Reliable Computing-in-memory Platform Based on STT-MRAM
    Ahn, Dasom
    Ahn, Seongmin
    Na, Taehui
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2025, 25 (01) : 56 - 65
  • [25] On-Device Continual Learning With STT-Assisted-SOT MRAM-Based In-Memory Computing
    Zhang, Fan
    Sridharan, Amitesh
    Hwang, William
    Xue, Fen
    Tsai, Wilman
    Wang, Shan Xiang
    Fan, Deliang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (08) : 2393 - 2404
  • [26] A MLC STT-MRAM based Computing in-Memory Architec-ture for Binary Neural Network
    Pan, Y.
    Ouyang, P.
    Zhao, Y.
    Kang, W.
    Yin, S.
    Zhang, Y.
    Zhao, W.
    Wei, S.
    2018 IEEE INTERNATIONAL MAGNETIC CONFERENCE (INTERMAG), 2018,
  • [27] A novel time-domain in-memory computing unit using STT-MRAM
    Saha, Ankana
    Alla, Srija
    Joshi, Vinod Kumar
    MICROELECTRONIC ENGINEERING, 2024, 284
  • [28] Power-Aware Quantization in Analog In-Memory Computing With STT-MRAM Macro
    Zhou, Mingyang
    Du, Haoran
    Guo, Yanan
    Cai, Hao
    IEEE TRANSACTIONS ON MAGNETICS, 2023, 59 (11)
  • [29] STT-MRAM-based Near-Memory Computing Architecture with Read Scheme and Dataflow Co-Design for High-Throughput and Energy-Efficiency
    Jang, Yunho
    Kim, Yeseul
    Park, Jongsun
    PROCEEDINGS OF THE 29TH ACM/IEEE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED 2024, 2024,
  • [30] STT-RAM-Based Hierarchical in-Memory Computing
    Gajaria, Dhruv
    Gomez, Kevin Antony
    Adegbija, Tosiron
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2024, 35 (09) : 1615 - 1629