SIMPLY plus : A Reliable STT-MRAM-Based Smart Material Implication Architecture for In-Memory Computing

被引:1
|
作者
Moposita, Tatiana [1 ,2 ,3 ]
Garzon, Esteban [1 ]
de Rose, Raffaele [1 ]
Crupi, Felice [1 ]
Vladimirescu, Andrei [4 ,5 ]
Trojman, Lionel [2 ]
Lanuzza, Marco [1 ]
机构
[1] Univ Calabria UNICAL, Dept Comp Engn Modeling Elect & Syst Engn, I-87036 Arcavacata Di Rende, Italy
[2] Inst Super Elect Paris ISEP, Lab Informat Signal Image Telecommun & Elect, F-92130 Paris, France
[3] Sorbonne Univ, Fac Sci & Ingenierie, F-75006 Paris, France
[4] Univ Calif Berkeley, Dept Elect Engn & Comp Sci EECS, Berkeley, CA 94720 USA
[5] Delft Univ Technol TU Delft, Dept Elect Engn & Comp Sci EECS, NL-2628 CD Delft, Netherlands
关键词
Transistors; Reliability; Manganese; Computer architecture; Sensors; Integrated circuit reliability; Random access memory; Material Implication; SIMPLY; MTJ; STT-MRAM; in-memory computing; LOGIC GATES; DESIGN;
D O I
10.1109/ACCESS.2023.3344197
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper introduces SIMPLY+, an advanced Spin-Transfer Torque Magnetic Random-Access Memory (STT-MRAM)-based Logic-in-Memory (LIM) architecture that evolves from the previously proposed smart material implication (SIMPLY) logic scheme. More specifically, the latter is enhanced by incorporating additional circuitry to enhance the reliability of preliminary read operations. In this study, the proposed architecture is benchmarked against its conventional counterpart. Obtained results show a significant improvement in terms of reliability, i.e., the nominal read margin (RM) by a factor of $\sim 3 - 4\times $ and accordingly the bit error rate (BER) by more than four orders of magnitude. These improvements come at minimal cost in terms of circuit area and complexity compared to the conventional SIMPLY design. Overall, this research establishes SIMPLY+ as a promising solution for the design of reliable and energy-efficient in-memory computing architectures.
引用
收藏
页码:144084 / 144094
页数:11
相关论文
共 50 条
  • [1] Cryo-SIMPLY: A Reliable STT-MRAM-Based Smart Material Implication Architecture for In-Memory Computing
    Moposita, Tatiana
    Garzon, Esteban
    Teman, Adam
    Lanuzza, Marco
    NANOMATERIALS, 2025, 15 (01)
  • [2] Improving Reliability of STT-MRAM-Based Smart Material Implication
    Lanuzza, Marco
    Moposita, Tatiana
    2024 IEEE 24TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY, NANO 2024, 2024, : 523 - 526
  • [3] Domain-Specific STT-MRAM-Based In-Memory Computing: A Survey
    Yusuf, Alaba
    Adegbija, Tosiron
    Gajaria, Dhruv
    IEEE ACCESS, 2024, 12 : 28036 - 28056
  • [4] A Multilevel Cell STT-MRAM-Based Computing In-Memory Accelerator for Binary Convolutional Neural Network
    Pan, Yu
    Ouyang, Peng
    Zhao, Yinglin
    Kang, Wang
    Yin, Shouyi
    Zhang, Youguang
    Zhao, Weisheng
    Wei, Shaojun
    IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (11)
  • [5] STT-MRAM-Based Reliable Weak PUF
    Hu, Yupeng
    Wu, Linjun
    Chen, Zhuojun
    Huang, Yun
    Xu, Xiaolin
    Li, Keqin
    Zhang, Jiliang
    IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (07) : 1564 - 1574
  • [6] STT-MRAM-Based Strong PUF Architecture
    Vatajelu, Elena Ioana
    Di Natale, Giorgio
    Torres, Lionel
    Prinetto, Paolo
    2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 467 - 472
  • [7] Toward Energy-efficient STT-MRAM-based Near Memory Computing Architecture for Embedded Systems
    Li, Yueting
    Wang, Xueyan
    Zhang, He
    Pan, Biao
    Qiu, Keni
    Kang, Wang
    Wang, Jun
    Zhao, Weisheng
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2024, 23 (03)
  • [8] STT-MRAM-Based Multicontext FPGA for Multithreading Computing Environment
    Kim, Jeongbin
    Song, Yongwoon
    Cho, Kyungseon
    Lee, Hyukjun
    Yoon, Hongil
    Chung, Eui-Young
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (05) : 1330 - 1343
  • [9] HieIM: Highly Flexible In-Memory Computing using STT MRAM
    Parveen, Farhana
    He, Zhezhi
    Angizi, Shaahin
    Fan, Deliang
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 361 - 366
  • [10] A CFMB STT-MRAM-Based Computing-in-Memory Proposal With Cascade Computing Unit for Edge AI Devices
    Zhou, Yongliang
    Zhou, Zixuan
    Wei, Yiming
    Yang, Zhen
    Lin, Xiao
    Dai, Chenghu
    Hao, Licai
    Peng, Chunyu
    Cai, Hao
    Wu, Xiulong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (01) : 187 - 200