System-level reliability assessment of optical network on chip

被引:5
|
作者
Baharloo, Mohammad [1 ]
Abdollahi, Meisam [1 ]
Baniasadi, Amirali [1 ]
机构
[1] Univ Victoria, Elect & Comp Engn Dept, Victoria, BC, Canada
关键词
Silicon photonics; Optical Network on Chip; System-level reliability; Markov chain; Reliability Block Diagram; ON-CHIP; COMMUNICATION; SWITCH;
D O I
10.1016/j.micpro.2023.104843
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Optical Network on Chip (ONoC) is now considered a promising alternative to traditional electrical intercon-nects. Meanwhile, several challenges such as temperature and process variations, aging, crosstalk noise, and insertion loss endanger the data transmission reliability of ONoCs. Many investigations have been made to evaluate the effect of these phenomena on ONoC's reliability. However, system-level reliability assessment of ONoCs based on the failure rate of its essential elements has not been considered by the researchers yet. In this paper, we offer a reliability framework to calculate the reliability of micro-ring resonator, optical path, optical router, and optical topology architecture. Moreover, we developed a system-level simulator called Reliability Assessment of Photonic Network-on-Chips (RAP-NoC) to evaluate the reliability of different 2D and 3D optical routers and network-on-chip architectures in different data traffic patterns. The simulation results depict that Mesh topology improves the reliability parameter by about 5.2% compared to Torus in the same size and traffic patterns. Also, it can be concluded that Crux and DIPU routers are more reliable than the other 2D and 3D state-of-the-art optical routers.
引用
收藏
页数:13
相关论文
共 50 条
  • [41] System-level Reliability Exploration Framework for Heterogeneous MPSoC
    Wang, Zheng
    Chen, Chao
    Chattopadhyay, Anupam
    Sharma, Piyush
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 9 - 14
  • [42] Random testing for system-level functional verification of system-on-chip
    Ma Qinsheng
    Cao Yang
    Yang Jun
    Wang Min
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2009, 20 (06) : 1378 - 1383
  • [43] Random testing for system-level functional verification of system-on-chip
    Ma Qinsheng 1
    2.State Key Lab.of Software Engineering
    3.Second Dept.
    JournalofSystemsEngineeringandElectronics, 2009, 20 (06) : 1378 - 1383
  • [44] SYSTEM-LEVEL RELIABILITY USING COMPONENT-LEVEL FAILURE SIGNATURES
    Wong, R.
    Bhuva, B. L.
    Evans, Adrian
    Wen, S. -J.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [45] System-level optical interface modeling for microsystems
    Kurzweg, TP
    Sharma, AS
    Bhat, SK
    Levitan, SP
    Chiarulli, DM
    NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 211 - 214
  • [46] System-level modeling of a network switch SoC
    Paul, JM
    Andrews, CP
    Cassidy, AS
    Thomas, DE
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 62 - 67
  • [47] Power analysis of system-level on-chip communication architectures
    Lahiri, K
    Raghunathan, A
    INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 236 - 241
  • [48] System-level Pareto frontiers for on-chip thermoelectric coolers
    Sevket U. Yuruker
    Michael C. Fish
    Zhi Yang
    Nicholas Baldasaro
    Philip Barletta
    Avram Barcohen
    Bao Yang
    Frontiers in Energy, 2018, 12 : 109 - 120
  • [49] System-level Pareto frontiers for on-chip thermoelectric coolers
    Yuruker, Sevket U.
    Fish, Michael C.
    Yang, Zhi
    Baldasaro, Nicholas
    Barletta, Philip
    Barcohen, Avram
    Yang, Bao
    FRONTIERS IN ENERGY, 2018, 12 (01) : 109 - 120
  • [50] Polaris: A system-level roadmap for on-chip interconnection networks
    Soteriou, Vassos
    Eisley, Noel
    Wang, Hangsheng
    Li, Bin
    Peh, Li-Shiuan
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 134 - +