共 50 条
- [24] VHDL DESCRIPTION AND FORMAL VERIFICATION OF SYSTOLIC MULTIPLIERS COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 225 - 242
- [25] ON FORMAL DESCRIPTION OF AUTOMATA NETWORKS ELECTRONISCHE DATENVERARBEITUNG, 1969, 11 (06): : 251 - &
- [28] A DESCRIPTION OF A FORMAL VERIFICATION AND VALIDATION (FVV) PROCESS COMPASS 89 : PROCEEDINGS OF THE FOURTH ANNUAL CONFERENCE ON COMPUTER ASSURANCE: SYSTEMS INTEGRITY, SOFTWARE SAFETY AND PROCESS SECURITY, 1989, : 71 - 78
- [29] Formal Verification for KMB09 Protocol International Journal of Theoretical Physics, 2019, 58 : 3651 - 3657
- [30] Formal Verification Technology for Asynchronous Communication Protocol 2019 COMPANION OF THE 19TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY (QRS-C 2019), 2019, : 482 - 486