Total Ionizing Dose Effects of 55-nm Silicon-Oxide-Nitride-Oxide-Silicon Charge Trapping Memory in Pulse and DC Modes

被引:0
|
作者
李梅 [1 ,2 ]
毕津顺 [1 ,2 ]
徐彦楠 [1 ,2 ]
李博 [1 ]
习凯 [1 ]
王海滨 [3 ]
刘璟 [1 ]
李金 [1 ]
季兰龙 [1 ]
骆丽 [4 ]
刘明 [1 ]
机构
[1] Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Chinese Academy of Sciences
[2] University of Chinese Academy of Sciences
[3] School of Internet of Things Engineering, HoHai University
[4] Beijing Jiaotong University
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
TP333 [存贮器];
学科分类号
081201 ;
摘要
The;Co-γ ray total ionizing dose radiation responses of 55-nm silicon-oxide-nitride-oxide-silicon(SONOS) memory cells in pulse mode(programmed/erased with pulse voltage) and dc mode(programmed/erased with direct voltage sweeping) are investigated. The threshold voltage and off-state current of memory cells before and after radiation are measured. The experimental results show that the memory cells in pulse mode have a better radiation-hard capability. The normalized memory window still remains at 60% for cells in dc mode and 76% for cells in pulse mode after 300 krad(Si) radiation. The charge loss process physical mechanisms of programmed SONOS devices during radiation are analyzed.
引用
收藏
页码:135 / 138
页数:4
相关论文
共 50 条
  • [21] Electrical Characterization in Pillar Type Silicon-Oxide-Nitride-Oxide-Silicon Flash Memory Using Bandgap Engineering Method
    Lee, Sang-Youl
    Yang, Seung-Dong
    Oh, Jae-Sub
    Yun, Ho-Jin
    Jeong, Kwang-Seok
    Kim, Yu-Mi
    Lee, Hi-Deok
    Lee, Ga-Won
    TMS 2012 141ST ANNUAL MEETING & EXHIBITION - SUPPLEMENTAL PROCEEDINGS, VOL 2: MATERIALS PROPERTIES, CHARACTERIZATION, AND MODELING, 2012, : 95 - 99
  • [22] 70 nm silicon-oxide-nitride-oxide-silicon nonvolatile memory devices using Fowler-Nordheim programming and hot hole erase method
    Chae, S
    Lee, C
    Kim, J
    Sung, SK
    Sim, J
    Kim, M
    Yoon, S
    Jeong, Y
    Ryu, W
    Kim, T
    Park, BG
    Lee, JW
    Kim, C
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (4B): : 2207 - 2210
  • [23] Overcoming bit loss mechanism in self-amplified multilevel silicon-oxide-nitride-oxide-silicon memory cell
    Bohara, Pooja
    Vishvakarma, Santosh Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2022, 35 (01)
  • [24] Electrical Characteristics of Nanoscale NAND Silicon-Oxide-Nitride-Oxide-Silicon Flash Memory Devices Fabricated on SOI Substrates
    Ryu, Ju Tae
    You, Joo Hyung
    Yoo, Keon-Ho
    Kim, Tae Whan
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (08) : 7512 - 7515
  • [25] Retention reliability improvement of silicon-oxide-nitride-oxide-silicon nonvolatile memory with N2O oxidation tunnel oxide
    Wu, Jia-Lin
    Kao, Chin-Hsing
    Chien, Hua-Ching
    Tsai, Tzung-Kuen
    Liao, Chien-Wei
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (10A): : 6463 - 6468
  • [26] Endurance and data retention improvement of silicon-oxide-nitride-oxide-silicon nonvolatile semiconductor memory devices with partially bottom-silicon-rich nitride structure
    Chien, HC
    Wu, KH
    Chang, JW
    Kao, CH
    Chen, TS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (9A): : 6380 - 6384
  • [27] Nanoscale Two-Bit/Cell NAND Silicon-Oxide-Nitride-Oxide-Silicon Memory Device with Different Tunneling Oxide Thicknesses
    Kim, Hyun Joo
    You, Joo Hyung
    Kim, Sung Ho
    Kwack, Kae Dal
    Kim, Tae Whan
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (07) : 6109 - 6113
  • [28] Phonon-coupled trap-assisted charge injection in metal-nitride-oxidesilicon/silicon-oxide-nitride-oxide-silicon structures
    Nasyrov, K. A.
    Shaimeev, S. S.
    Gritsenko, V. A.
    Han, J. H.
    JOURNAL OF APPLIED PHYSICS, 2009, 105 (12)
  • [29] Gated twin-bit silicon-oxide-nitride-oxide-silicon NAND flash memory for high-density nonvolatile memory
    Kim, Yoon
    Shim, Won Bo
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (06)
  • [30] Inverted sidewall spacer and inner offset oxide process for excellent 2-bit silicon-oxide-nitride-oxide-silicon memory under 100 nm gate length
    Lee, YK
    Lee, JD
    Park, BG
    Kang, ST
    Chung, C
    Park, D
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2004, 22 (05): : 2493 - 2498