Single Event Upset and Radiation Hardening of the Complementary FET (CFET) based 6T-SRAM

被引:0
|
作者
Zhang, Zhengxin [1 ]
Chen, Wangyong [1 ]
Lin, Jianwen [1 ]
Cai, Linlin [1 ]
机构
[1] Sun Yat Sen Univ, Sch Microelect Sci & Technol, Guangzhou 510275, Peoples R China
关键词
CFET; 6T-SRAM; SEU; LET threshold value; radiation hardening;
D O I
10.1109/ISEDA62518.2024.10617634
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The CFET architecture addresses sub-3 nm technology challenges by reducing transistor footprint while maintaining performance. Our study employs 3D TCAD simulations to analyze SEU in four CFET 6T-SRAM architectures, identifying sensitive areas and LET thresholds. We propose a staggered architectures to enhance radiation Hardening and simplify routing, alongside structural optimizations for enhanced SEU hardening. These advancements aim to bolster reliability and efficiency in next generation semiconductor technologies.
引用
收藏
页码:782 / 782
页数:1
相关论文
共 50 条
  • [21] Design of a high-performance 12T SRAM cell for single event upset tolerance
    Chunhua Qi
    Yanqing Zhang
    Guoliang Ma
    Chaoming Liu
    Tianqi Wang
    Liyi Xiao
    Mingxue Huo
    Guofu Zhai
    Science China Information Sciences, 2021, 64
  • [22] Design of a high-performance 12T SRAM cell for single event upset tolerance
    Qi, Chunhua
    Zhang, Yanqing
    Ma, Guoliang
    Liu, Chaoming
    Wang, Tianqi
    Xiao, Liyi
    Huo, Mingxue
    Zhai, Guofu
    SCIENCE CHINA-INFORMATION SCIENCES, 2021, 64 (11)
  • [23] Single Event Upset in SRAM-based Field Programmable Analog Arrays: Effects and mitigation
    Balen, Tiago R.
    Kastensmidt, Fernanda Lima
    Lubaszewski, Marcelo S.
    Renovell, M.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 192 - +
  • [24] Design of a high-performance 12T SRAM cell for single event upset tolerance
    Chunhua QI
    Yanqing ZHANG
    Guoliang MA
    Chaoming LIU
    Tianqi WANG
    Liyi XIAO
    Mingxue HUO
    Guofu ZHAI
    ScienceChina(InformationSciences), 2021, 64 (11) : 251 - 252
  • [25] Single Event Upset rate determination for 65 nm SRAM bit-cell in LEO radiation environments
    Sajid, Muhammad
    Chechenin, N. G.
    Torres, Frank Sill
    Gulzari, Usman Ali
    Butt, Muhammad Usman
    Ming, Zhu
    Khan, E. U.
    MICROELECTRONICS RELIABILITY, 2017, 78 : 11 - 16
  • [26] Design and Analysis of Low Power Memristor Based 6T-SRAM Cell with MTCMOS Technique
    Baghel, Vijay Singh
    Akashe, Shyam
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2015, 10 (3-4): : 223 - 234
  • [27] Solar Particle Event and Single Event Upset Prediction from SRAM-Based Monitor and Supervised Machine Learning
    Chen, Junchao
    Lange, Thomas
    Andjelkovic, Marko
    Simevski, Aleksandar
    Lu, Li
    Krstic, Milos
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (02) : 564 - 580
  • [28] Relaxation of Self-Heating-Effect for Stacked-Nanowire FET and p/n-Stacked 6T-SRAM Layout
    Anju, Eisuke
    Muneta, Iriya
    Kakushima, Kuniyuki
    Tsutsui, Kazuo
    Wakabayashi, Hitoshi
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 1239 - 1245
  • [29] A Self-Checking Scheme to Mitigate Single Event Upset Effects in SRAM-Based FPAAs
    Balen, Tiago R.
    Leite, Franco
    Kastensmidt, Fernanda Lima
    Lubaszewski, Marcelo
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (04) : 1950 - 1957
  • [30] Negative capacitance FET based dual-split control 6T-SRAM cell design for energy efficient and robust computing-in memory architectures
    Venu, Birudu
    Kadiyam, Tirumalarao
    Penumalli, Koteswararao
    Yellampalli, Sivasankar
    Vaddi, Ramesh
    MICROELECTRONIC ENGINEERING, 2024, 288