Research on Hardware Acceleration of Traffic Sign Recognition Based on Spiking Neural Network and FPGA Platform

被引:0
|
作者
Chen, Huarun [1 ]
Liu, Yijun [1 ]
Ye, Wujian [1 ]
Ye, Jialiang [1 ]
Chen, Yuehai [1 ]
Chen, Shaozhen [1 ]
Han, Chao [2 ]
机构
[1] Guangdong Univ Technol, Sch Integrated Circuits, Guangzhou 510006, Peoples R China
[2] Guangdong Univ Technol, Res Inst IC Innovat RIICI, Guangzhou 510006, Peoples R China
关键词
Accuracy; Neurons; Field programmable gate arrays; Power demand; Image recognition; Real-time systems; Parallel processing; Biological system modeling; Image coding; Encoding; Attention fusion; field-programmable gate array (FPGA) platform; input coding optimization; spiking convolutional neural network (SCNN); traffic sign recognition; NEUROMORPHIC HARDWARE;
D O I
10.1109/TVLSI.2024.3470834
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Most of the existing methods for traffic sign recognition exploited deep learning technology such as convolutional neural networks (CNNs) to achieve a breakthrough in detection accuracy; however, due to the large number of CNN's parameters, there are problems in practical applications such as high power consumption, large calculation, and slow speed. Compared with CNN, a spiking neural network (SNN) can effectively simulate the information processing mechanism of biological brain, with stronger parallel processing capability, better sparsity, and real-time performance. Thus, we design and realize a novel traffic sign recognition system called SNN on FPGA-traffic sign recognition system (SFPGA-TSRS) based on spiking CNN (SCNN) and FPGA platform. Specifically, to improve the recognition accuracy, a traffic sign recognition model spatial attention SCNN (SA-SCNN) is proposed by combining LIF/IF neurons based SCNN with SA mechanism; and to accelerate the model inference, a neuron module is implemented with high performance, and an input coding module is designed as the input layer of the recognition model. The experiments show that compared with existing systems, the proposed SFPGA-TSRS can efficiently support the deployment of SCNN models, with a higher recognition accuracy of 99.22%, a faster frame rate of 66.38 frames per second (FPS), and lower power consumption of 1.423 W on the GTSRB dataset.
引用
收藏
页码:499 / 511
页数:13
相关论文
共 50 条
  • [41] Recognition of Traffic Sign Based on Bag-of-Words and Artificial Neural Network
    Islam, Kh Tohidul
    Raj, Ram Gopal
    Mujtaba, Ghulam
    SYMMETRY-BASEL, 2017, 9 (08):
  • [42] Research and Realization of Hardware Back-Propagation Neural Network Based on FPGA
    Guo, Fei
    Luo, Xiao
    MEASUREMENT TECHNOLOGY AND ENGINEERING RESEARCHES IN INDUSTRY, PTS 1-3, 2013, 333-335 : 2469 - 2474
  • [43] Biorealistic Spiking Neural Network on FPGA
    Ambroise, Matthieu
    Levi, Timothee
    Bornat, Yannick
    Saighi, Sylvain
    2013 47TH ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS (CISS), 2013,
  • [44] Optimizing Neural Network Inference in Edge Robotics by Harnessing FPGA Hardware Acceleration
    Rao, Kolli Himantha
    Jagan, S.
    Pandian, Vinoth
    Suganthi, R.
    Senthil Rama, R.
    JOURNAL OF ELECTRICAL SYSTEMS, 2024, 20 (05) : 1935 - 1943
  • [45] Fast Branch Convolution Neural Network for Traffic Sign Recognition
    Hu, Wenzheng
    Zhuo, Qing
    Zhang, Changshui
    Li, Jianke
    IEEE INTELLIGENT TRANSPORTATION SYSTEMS MAGAZINE, 2017, 9 (03) : 114 - 126
  • [46] Toward an Optimal Convolutional Neural Network for Traffic Sign Recognition
    Aghdam, Hamed Habibi
    Heravi, Elnaz Jahani
    Puig, Domenec
    EIGHTH INTERNATIONAL CONFERENCE ON MACHINE VISION (ICMV 2015), 2015, 9875
  • [47] Usage of convolutional neural network ensemble for traffic sign recognition
    Kharchenko, Igor I.
    Borovskoy, Igor G.
    Shelmina, Elena A.
    VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2022, (61): : 88 - 96
  • [48] A reconfigurable FPGA-based spiking neural network accelerator
    Yin, Mingqi
    Cui, Xiaole
    Wei, Feng
    Liu, Hanqing
    Jiang, Yuanyuan
    Cui, Xiaoxin
    MICROELECTRONICS JOURNAL, 2024, 152
  • [49] FPGA based high density spiking neural network array
    Xicotencatl, JM
    Arias-Estrada, M
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 1053 - 1056
  • [50] An FPGA based adaptive weightless neural network hardware
    Lorrentz, P.
    Howells, W. G. J.
    McDonald-Maier, K. D.
    PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 220 - +