Distribution Optimization of Through-Silicon Via (TSV) Array Based on Genetic Algorithm

被引:0
|
作者
Ju, Jia-Yi [1 ]
Qiang Liu, Qi [1 ]
Zhang, Peng [1 ]
Wang, Jing [1 ]
Zhao, Peng [1 ]
Lin, Xuan [2 ]
Yao, Chen-Yang [2 ]
Zhao, Wen-Sheng [1 ]
机构
[1] Hangzhou Dianzi Univ, Innovat Ctr Elect Design Automat Technol, Sch Elect & Informat, Hangzhou 310018, Peoples R China
[2] Shanghai Huada Empyrean Informat Technol Co Ltd, Shanghai 201306, Peoples R China
基金
中国国家自然科学基金;
关键词
Through-silicon vias; Crosstalk; Finite element analysis; Genetic algorithms; Optimization; MATLAB; Scattering parameters; Encoding; Packaging; Mathematical models; Co-simulation; crosstalk; genetic algorithm (GA); signal integrity; through-silicon via (TSV) array;
D O I
10.1109/TCPMT.2025.3526829
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Through-silicon via (TSV) has attracted much attention due to its numerous advantages, including high-density interconnection, low power consumption, and wide bandwidth. When signals are transmitted in TSV array, however, significant crosstalk issues may arise, negatively affecting timing and signal integrity. In this article, the distributions of signal and ground TSVs in an array are optimized by conducting co-simulation of ANSYS Q2D and MATLAB based on genetic algorithm (GA). The optimization aims at reducing the crosstalk in the array. Compared with the reference distribution scheme, the results indicate that the optimized distribution of TSV array can effectively reduce both near-end crosstalk (NEXT) and far-end crosstalk (FEXT). The proposed method is of great significance in solving the crosstalk problem, offering feasible solutions for the design of TSV array.
引用
收藏
页码:399 / 409
页数:11
相关论文
共 50 条
  • [31] Combination of Electrical and Thermo-Mechanical Impacts of Through-Silicon Via (TSV) On Transistor
    Yu, Ningmei
    Wang, Fengjuan
    Yang, Yuan
    Wang, Cailin
    2017 INTERNATIONAL CONFERENCE ON ELECTROMAGNETICS IN ADVANCED APPLICATIONS (ICEAA), 2017, : 881 - 884
  • [32] Impact of Material and Microstructure on Thermal Stresses and Reliability of Through-Silicon Via (TSV) Structures
    Jiang, Tengfei
    Ryu, Suk-Kyu
    Im, Jay
    Son, Ho-Young
    Kim, Nam-Seog
    Huang, Rui
    Ho, Paul S.
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
  • [33] Effect of Ultrasound on Copper Filling of High Aspect Ratio Through-Silicon Via (TSV)
    Xiao, Hongbin
    Wang, Fuliang
    Wang, Yan
    He, Hu
    Zhu, Wenhui
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2017, 164 (04) : D126 - D129
  • [34] Sensitivity Analysis of Through-Silicon Via (TSV) Interconnects for 3-D ICs
    Zhao, Wen-Sheng
    Hu, Jun
    Yin, Wen-Yan
    2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [35] 3-D Packaging With Through-Silicon Via (TSV) for Electrical and Fluidic Interconnections
    Khan, Navas
    Yu, Li Hong
    Pin, Tan Siow
    Ho, Soon Wee
    Kripesh, Vaidyanathan
    Pinjala, Damaruganath
    Lau, John H.
    Chuan, Toh Kok
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (02): : 221 - 228
  • [36] Performance Analysis and Optimization for Silicon Interposer with Through Silicon Via (TSV)
    Kim, Namhoon
    Shin, Changhwan
    Wu, Daniel
    Kim, Joong-Ho
    Wu, Paul
    IEEE INTERNATIONAL SOI CONFERENCE, 2012,
  • [37] Coupling Analysis of Through-Silicon Via (TSV) Arrays in Silicon Interposers for 3D Systems
    Xie, Biancun
    Swaminathan, Madhavan
    Han, Ki Jin
    Xie, Jianyong
    2011 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2011, : 16 - 21
  • [38] Through-silicon via-induced strain distribution in silicon interposer
    Vianne, B.
    Richard, M. -I.
    Escoubas, S.
    Labat, S.
    Schuelli, T.
    Chahine, G.
    Fiori, V.
    Thomas, O.
    APPLIED PHYSICS LETTERS, 2015, 106 (14)
  • [39] Modeling of Crosstalk Effects in Carbon Nanotube Based Differential Through-Silicon Via Array
    Pan, Jin-Wei
    Fu, Kai
    Cheng, Zi-Han
    Zhao, Wen-Sheng
    Wang, Gaofeng
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [40] An Alternative Approach to Backside Via Reveal (BVR) for a Via-Middle Through-Silicon Via (TSV) Flow
    Yu, Jengyi
    Detterbeck, Stefan
    Lee, CheePing
    Meshram, Prashant
    Mountsier, Tom
    Wei, Lai
    Xu, Qing
    Gopinath, Sanjay
    Nalla, Praveen
    Thorum, Matthew
    Richardson, Joe
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 551 - 554