A Recursive Approach for Maximal (Δ, γ)-Clique Enumeration in Temporal Networks

被引:0
|
作者
Pal, Bithika [1 ]
机构
[1] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
关键词
Temporal Network; (Delta center dot gamma)-Clique; Enumeration Algorithm; D-Degeneracy; Maximal Clique;
D O I
10.1007/978-3-031-70626-4_6
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A set of objects and a binary relation among them is often represented by a graph or network. Most of the networks that we deal with in practice (e.g., social networks, human contact networks, financial transaction networks, etc.) are time-varying in nature, i.e., the relationship changes over time. Such networks are often modeled as Temporal Networks. In this paper, we study the problem of enumerating cohesive sub-structures present in a given temporal network. We call such substructure as (Delta, gamma)-clique, which is a tuple of vertex subset and time interval, such that every pair of vertices in the vertex subset has at least gamma edges in every Delta duration of the time interval. We propose a recursive solution approach to enumerate all the maximal (Delta, gamma)-cliques. The proposed approach is divided into two parts. First, it initializes all the cliques of size 2 with maximum duration satisfying the (Delta, gamma)-clique property, and recursively, adds vertices till it becomes maximal. The correctness of the proposed method has been established, and the complexity analysis has also been done. Several experiments are carried out using real-world temporal network datasets to highlight the efficiency of the proposed approach. The reported results show that the proposed solution approach is approximately six times faster and more space-efficient than the best existing method.
引用
收藏
页码:79 / 92
页数:14
相关论文
共 50 条
  • [41] A continuous-based approach for partial clique enumeration
    Bulo, Samuel Rota
    Torsello, Andrea
    Pelillo, Marcello
    GRAPH-BASED REPRESENTATIONS IN PATTERN RECOGNITION, PROCEEDINGS, 2007, 4538 : 61 - +
  • [42] Improved Algorithms for Maximal Clique Search in Uncertain Networks
    Li, Rong-Hua
    Dai, Qiangqiang
    Wang, Guoren
    Ming, Zhong
    Qin, Lu
    Yu, Jeffrey Xu
    2019 IEEE 35TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING (ICDE 2019), 2019, : 1178 - 1189
  • [43] Shared-memory Parallel Maximal Clique Enumeration from Static and Dynamic Graphs
    Das, Apurba
    Sanei-Mehri, Seyed-Vahid
    Tirthapura, Srikanta
    ACM TRANSACTIONS ON PARALLEL COMPUTING, 2020, 7 (01)
  • [44] Sublinear-Space and Bounded-Delay Algorithms for Maximal Clique Enumeration in Graphs
    Conte, Alessio
    Grossi, Roberto
    Marino, Andrea
    Versari, Luca
    ALGORITHMICA, 2020, 82 (06) : 1547 - 1573
  • [45] Sublinear-Space and Bounded-Delay Algorithms for Maximal Clique Enumeration in Graphs
    Alessio Conte
    Roberto Grossi
    Andrea Marino
    Luca Versari
    Algorithmica, 2020, 82 : 1547 - 1573
  • [46] Index-based top kα-maximal-clique enumeration over uncertain graphs
    Jing Bai
    Junfeng Zhou
    Ming Du
    Ziyang Chen
    The Journal of Supercomputing, 2022, 78 : 19372 - 19400
  • [47] Maximal Clique Based Clustering Scheme for Wireless Sensor Networks
    Biswas, Kamanashis
    Muthukkumarasamy, Vallipuram
    Sithirasenan, Elankayer
    2013 IEEE EIGHTH INTERNATIONAL CONFERENCE ON INTELLIGENT SENSORS, SENSOR NETWORKS AND INFORMATION PROCESSING, 2013, : 237 - 241
  • [48] Maximum Clique Enumeration on the GPU
    Geil, Afton
    Porumbescu, Serban D.
    Owens, John D.
    2023 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW, 2023, : 234 - 244
  • [49] Index-based top k α-maximal-clique enumeration over uncertain graphs
    Bai, Jing
    Zhou, Junfeng
    Du, Ming
    Chen, Ziyang
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (17): : 19372 - 19400
  • [50] Fast, Nearly Optimal ISE Identification With I/O Serialization Through Maximal Clique Enumeration
    Verma, Ajay K.
    Brisk, Philip
    Ienne, Paolo
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (03) : 341 - 354